DRV8804PWP Datasheet, PDF (7/18 Pages) Texas Instruments – QUAD SERIAL INTERFACE LOW-SIDE DRIVER IC

DRV8804
www.ti.com
SLVSAW4C – JULY 2011 – REVISED FEBRUARY 2012
FUNCTIONAL DESCRIPTION
Output Drivers
The DRV8804 contains four protected low-side drivers. Each output has an integrated clamp diode connected to
a common pin, VCLAMP.
VCLAMP can be connected to the main power supply voltage, VM. It can also be connected to a zener or TVS
diode to VM, allowing the switch voltage to exceed the main supply voltage VM. This connection can be
beneficial when driving loads that require very fast current decay, such as unipolar stepper motors.
In all cases, the voltage on the outputs must not be allowed to exceed the maximum output voltage specification.
Serial Interface Operation
The DRV8804 is controlled with a simple serial interface. Logically, the interface is shown in Figure 2.
nENBL
LATCH
RESET
SCLK
SDATIN
SDATOUT
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
D
Q
CLR
OUT1
OUT2
OUT3
OUT4
Figure 2. Serial Interface Operation
Data is shifted into a temporary holding shift register in the part using the SDATIN pin, one bit at each rising
edge of the SCLK pin. Data is simultaneously shifted out of the SDATOUT pin, allowing multiple devices to be
daisy-chained onto one serial port. Note that the SDTAOUT pin has a weak pullup to an internal power supply,
which can support driving another DRV8804 SDATAIN pin at clock frequencies of up to 1 MHz without an
external pullup. To operate at faster than 1-MHz clock frequency, or to interface to devices operating at other
supply voltages, a pullup resistor of approximately 1 kΩ to the chosen logic supply voltage should be used.
A rising edge on the LATCH pin latches the data from the temporary shift register into the output stage.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): DRV8804
Submit Documentation Feedback
7