LM3S6918 Datasheet, PDF (666/689 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

Register Quick Reference
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
FMPPE3, type R/W, offset 0x40C, reset 0xFFFF.FFFF
PROG_ENABLE
PROG_ENABLE
General-Purpose Input/Outputs (GPIOs)
GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
GPIODATA, type R/W, offset 0x000, reset 0x0000.0000 (see page 296)
GPIODIR, type R/W, offset 0x400, reset 0x0000.0000 (see page 297)
DATA
DIR
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 298)
IS
GPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 299)
IBE
GPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 300)
IEV
GPIOIM, type R/W, offset 0x410, reset 0x0000.0000 (see page 301)
IME
GPIORIS, type RO, offset 0x414, reset 0x0000.0000 (see page 302)
RIS
GPIOMIS, type RO, offset 0x418, reset 0x0000.0000 (see page 303)
MIS
GPIOICR, type W1C, offset 0x41C, reset 0x0000.0000 (see page 304)
IC
GPIOAFSEL, type R/W, offset 0x420, reset - (see page 305)
GPIODR2R, type R/W, offset 0x500, reset 0x0000.00FF (see page 307)
AFSEL
GPIODR4R, type R/W, offset 0x504, reset 0x0000.0000 (see page 308)
DRV2
GPIODR8R, type R/W, offset 0x508, reset 0x0000.0000 (see page 309)
DRV4
GPIOODR, type R/W, offset 0x50C, reset 0x0000.0000 (see page 310)
DRV8
ODE
666
June 19, 2012
Texas Instruments-Production Data