BQ32002 Datasheet, PDF (6/29 Pages) Texas Instruments – BQ32002 Real-Time Clock (RTC)

BQ32002
SLUSA96B – AUGUST 2010 – REVISED APRIL 2016
6.6 Timing Requirements
PARAMETER
f_scl
t_sch
t_scl
t_sp
t_sds
t_sdh
t_icr
t_icf
t_ocf
t_buf
t_sts
t_sth
t_sps
t_{vd (data)}
t_{vd (ack)}
I²C clock frequency
I²C clock high time
I²C clock low time
I²C spike time
I²C serial data setup time
I²C serial data hold time
I²C input rise time
I²C input fall time
I²C output fall time
I²C bus free time
I²C Start setup time
I²C Start hold time
I²C Stop setup time
Valid data time (SCL low to SDA valid)
Valid data time of ACK
(ACK signal from SCL low to SDA low)
(1) C_b = total capacitance of one bus line in pF
6.7 Typical Characteristics
50
45
40
35
30
25
20
0.5
Icc (uA)
Iback (uA)
V_CC = 2 V
1.0
1.5
2.0
2.5
V_backup (V)
100
90
80
70
60
50
40
30
20
10
0
-10
3.0
C001
www.ti.com
STANDARD MODE
MIN NOM MAX
0
100
4
4.7
0
50
250
0
1000
300
300
4.7
4.7
4
4
1
1
FAST MODE
MIN NOM
0
0.6
1.3
0
100
0
20 + 0.1C_b ⁽¹⁾
20 + 0.1C_b ⁽¹⁾
20 + 0.1C_b ⁽¹⁾
1.3
0.6
0.6
0.6
MAX
400
50
300
300
300
1
UNIT
kHz
μs
μs
ns
ns
ns
ns
ns
μs
μs
μs
μs
μs
μs
1 μs
107.5
106
V_CC = 3.3 V
104.5
103
101.5
100
2.4
Icc (uA)
Iback (uA)
2.9
3.4
V_backup (V)
20
15
10
5
0
-5
-10
3.9
C002
Figure 1. Current Consumption vs Backup Supply Voltage
Figure 2. Current Consumption vs Backup Supply Voltage
6
Submit Documentation Feedback
Product Folder Links: BQ32002
Copyright © 2010–2016, Texas Instruments Incorporated