ADS54J69 Datasheet, PDF(6/75 Page) Texas Instruments – Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ADS54J69 Datasheet, PDF (6/75 Pages) Texas Instruments – Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter

◁

ADS54J69

SBAS713B â MAY 2015 â REVISED FEBRUARY 2016

www.ti.com

6.4 Thermal Information

THERMAL METRIC(1)

ADS54J69

RMP (VQFNP)

UNIT

72 PINS

RÎ¸JA

RÎ¸JC(top)

RÎ¸JB

ÏJT

ÏJB

RÎ¸JC(bot)

Junction-to-ambient thermal resistance

Junction-to-case (top) thermal resistance

Junction-to-board thermal resistance

Junction-to-top characterization parameter

Junction-to-board characterization parameter

Junction-to-case (bottom) thermal resistance

22.3

Â°C/W

5.1

Â°C/W

2.4

Â°C/W

0.1

Â°C/W

2.3

Â°C/W

0.4

Â°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

typical values are at TA = 25Â°C, full temperature range is from TMIN = â40Â°C to TMAX = 85Â°C, device clock frequency =

1 GSPS, output sampling rate = 500 MSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD =

1.15 V, and â1-dBFS differential input (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

GENERAL

Device clock frequency

1000 MSPS

Output sample rate

500 MSPS

Resolution

Bits

POWER SUPPLIES

AVDD3V

3.0-V analog supply

2.85

3.0

3.6 V

AVDD

1.9-V analog supply

1.8

1.9

2.0 V

DVDD

1.9-V digital supply

1.7

1.9

2.0 V

IOVDD

1.15-V SERDES supply

1.1

1.15

1.2 V

IAVDD3V

IAVDD

IDVDD

IIOVDD

Pdis

IDVDD

IIOVDD

Pdis

3.0-V analog supply current

1.9-V analog supply current

1.9-V digital supply current

1.15-V SERDES supply current

Total power dissipation

1.9-V digital supply current

1.15-V SERDES supply current

Total power dissipation

Global power-down power dissipation

VIN = full-scale on both channels

Four-lane output mode

(default after reset)

Two-lane output mode

Using the GLOBAL PDN register

bit in the master page

293

360 mA

354

510 mA

188

260 mA

512

920 mA

2.66

3.1 W

195

559

2.73

204

315 mW

Submit Documentation Feedback

Product Folder Links: ADS54J69

▷