TMS570LS1115 Datasheet, PDF (59/175 Pages) Texas Instruments – 16- and 32-Bit RISC Flash Microcontroller

www.ti.com
TMS570LS1115
SPNS189B – OCTOBER 2012 – REVISED FEBRUARY 2015
6.5.6.1 Application Sequence for CPU Self-Test
1. Configure clock domain frequencies.
2. Select number of test intervals to be run.
3. Configure the timeout period for the self-test run.
4. Enable self-test.
5. Wait for CPU reset.
6. In the reset handler, read CPU self-test status to identify any failures.
7. Retrieve CPU state if required.
For more information see TMS570LS12x/11x Technical Reference Manual (SPNU515).
6.5.6.2 CPU Self-Test Clock Configuration
The maximum clock rate for the self-test is 90MHz. The STCCLK is divided down from the CPU clock.
This divider is configured by the STCCLKDIV register at address 0xFFFFE108.
For more information see TMS570LS12x/11x Technical Reference Manual (SPNU515).
6.5.6.3 CPU Self-Test Coverage
Table 6-7 shows CPU test coverage achieved for each self-test interval. It also lists the cumulative test
cycles. The test time can be calculated by multiplying the number of test cycles with the STC clock period.
INTERVALS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Table 6-7. CPU Self-Test Coverage
TEST COVERAGE, %
0
62.13
70.09
74.49
77.28
79.28
80.90
82.02
83.10
84.08
84.87
85.59
86.11
86.67
87.16
87.61
87.98
88.38
88.69
88.98
89.28
89.50
89.76
90.01
90.21
TEST CYCLES
0
1365
2730
4095
5460
6825
8190
9555
10920
12285
13650
15015
16380
17745
19110
20475
21840
23205
24570
25935
27300
28665
30030
31395
32760
Copyright © 2012–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
59
Submit Documentation Feedback
Product Folder Links: TMS570LS1115