OPA196 Datasheet, PDF (5/47 Pages) Texas Instruments – 36-V, Low-Power, Low Offset Voltage, Rail-to-Rail Operational Amplifier

www.ti.com
OPA196, OPA2196, OPA4196
SBOS869 – JULY 2017
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)⁽¹⁾
MIN
MAX
UNIT
Supply voltage, V_S = (V+) – (V–)
±20
(+40, single supply)
V
Signal input pins
Voltage
Common-mode
Differential
(V–) – 0.5
(V+) + 0.5
V
(V+) – (V–) + 0.2
Output short circuit⁽²⁾
Current
Continuous
±10
Continuous
mA
Continuous
Operating
–40
150
Temperature
Junction
150
°C
Storage, T_stg
–65
150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Short-circuit to ground, one amplifier per package.
6.2 ESD Ratings
V_(ESD)
Electrostatic
discharge
V_(ESD)
Electrostatic
discharge
OPAx196
OPA196
OPA2196
OPA4196
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001⁽¹⁾
Charged-device model (CDM), per JEDEC specification JESD22-
C101 ⁽²⁾
VALUE
±3000
±1000
±500
±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
UNIT
V
V
V
V
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
Supply voltage, V_S = (V+) – (V–)
Specified temperature
MIN
4.5 (±2.25)
–40
NOM
MAX
36 (±18)
125
UNIT
V
°C
6.4 Thermal Information: OPA196
OPA196
THERMAL METRIC⁽¹⁾
8 PINS
D (SOIC)
DGK
(VSSOP)
5 PINS
DBV (SOT)
UNIT
R_θJA
R_θJC(top)
R_θJB
ψ_JT
ψ_JB
R_θJC(bot)
Junction-to-ambient thermal resistance
Junction-to-case(top) thermal resistance
Junction-to-board thermal resistance
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case(bottom) thermal resistance
115.8
60.1
56.4
12.8
55.9
N/A
180.4
67.9
102.1
10.4
100.3
N/A
158.8
60.7
44.8
1.6
4.2
N/A
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2017, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: OPA196 OPA2196 OPA4196