DRV593_15 Datasheet, PDF (5/27 Pages) Texas Instruments – 3−A HIGH−EFFICIENCY PWM POWER DRIVER

www.ti.com
DRV593
DRV594
SLOS401C – OCTOBER 2002 – REVISED JULY 2010
FUNCTIONAL BLOCK DIAGRAM
AVDD AGND
AVDD
2.3 x R (DRV593)
R
14.5 x R (DRV594)
IN−
_
_
+
+
_
_
+
+
IN+
R
2.3 x R (DRV593)
14.5 x R (DRV594)
+
Gate
_
Drive
+
Gate
_
Drive
SHUTDOWN
INT/EXT
FREQ
COSC
ROSC
AREF
TTL
Input
Buffer
Biases
and
References
Ramp
Generator
Start-Up
Protection
Logic
OC
Detect
Thermal
VDDok
TYPICAL CHARACTERISTICS
Table of Graphs
r_DS(on)
I_q
PSRR
I_O
V_IO
Efficiency
Drain-source on-state resistance
Supply current
Power supply rejection ratio
Closed loop response
Maximum output current
Input offset voltage
vs Load resistance
vs Supply voltage
vs Free-air temperature
vs Free-air temperature
vs Supply voltage
vs Frequency
vs Output voltage
vs Ambient temperature
Common-mode input voltage
PVDD
H/C
PGND
PVDD
PWM
PGND
FAULT0
FAULT1
FIGURE
2, 3
4
5
6
7
8, 9
12, 13
14
15
16, 17
Copyright © 2002–2010, Texas Instruments Incorporated
Product Folder Link(s): DRV593 DRV594
Submit Documentation Feedback
5