English
Language : 

CDC2536_14 Datasheet, PDF (5/15 Pages) Texas Instruments – 3.3V PHASE-LOCK LOOP CLOCK DRIVER
www.ti.com
RECOMMENDED OPERATING CONDITIONS (SEE (1))
VCC
Supply voltage
VIH
High-level input voltage
VIL
Low-level input voltage
VI
Input voltage
IOH
High-level output current
IOL
Low-level output current
TA
Operating free-air temperature
(1) Unused inputs must be held high or low to prevent them from floating.
CDC2536
SCAS377E – APRIL 1994 – REVISED JULY 2004
MIN MAX UNIT
3 3.6 V
2
V
0.8 V
0 5.5 V
12 mA
12 mA
0
70 °C
ELECTRICAL CHARACTERISTICS
over recommended operating free-air temperature range, TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN MAX
VIK
VOH
VOL
II
IOZH
IOZL
VCC = 3 V,
VCC = MIN to MAX(1),
VCC = 3 V,
VCC = 3 V,
VCC = 3 V,
VCC = 0 or MAX(1),
VCC = 3.6 V,
VCC = 3.6 V,
VCC = 3.6 V,
II = -18 mA
IOH = -100 µA
IOH = -12 mA
IOL = 100 µA
IOL = 12 mA
VI = 3.6 V
VI = VCC or GND
VO = 3 V
VO = 0
Outputs high
1.2
VCC-
0.2
2
0.2
0.8
±10
±1
10
10
2
ICC
VCC = 3.6 V, IO = 0, VI = VCC or GND
Outputs low
2
Outputs disabled
2
Ci
VI = VCC or GND
6
Co
VO = VCC or GND
9
(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
UNIT
V
V
V
µA
µA
µA
mA
pF
pF
TIMING REQUIREMENTS
over recommended ranges of supply voltage and operating free-air temperature
fclock
Clock frequency
Duty cycle, CLKIN
Stabilization time(1)
When VCO is operating at four times the CLKIN frequency
When VCO is operating at double the CLKIN frequency
After SEL
After OE↓
After power up
After CLKIN
MIN
25
50
40%
MAX
50
100
60%
50
50
50
50
UNIT
MHz
µs
(1) Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be
obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for
propagation delay and skew parameters given in the switching characteristics table are not applicable.
5