LMK03200_14 Datasheet, PDF (4/50 Pages) Texas Instruments – Family Precision 0-Delay Clock Conditioner with Integrated VCO

LMK03200
SNAS478B – JULY 2009 – REVISED AUGUST 2009
Pin #
1, 25
2
3, 8, 13, 16, 19, 22,
26, 30, 31, 33, 37,
40, 43, 46
4
5
6
7
9, 10
11
12
14, 15
17, 18
20, 21
23, 24
27
PIN DESCRIPTIONS
Pin Name
GND
Fout
Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, Vcc8, Vcc9, Vcc10,
Vcc11, Vcc12, Vcc13, Vcc14
CLKuWire
DATAuWire
LEuWire
NC
LDObyp1, LDObyp2
GOE
LD
CLKout0, CLKout0*
CLKout1, CLKout1*
CLKout2, CLKout2*
CLKout3, CLKout3*
SYNC*
28, 29
OSCin, OSCin*
32
CPout
34, 35
FBCLKin, FBCLKin*
36
38, 39
41, 42
44, 45
47, 48
DAP
Bias
CLKout4, CLKout4*
CLKout5, CLKout5*
CLKout6, CLKout6*
CLKout7, CLKout7*
DAP
www.ti.com
I/O
Description
- Ground
O Internal VCO Frequency Output
- Power Supply
I MICROWIRE Clock Input
I MICROWIRE Data Input
I MICROWIRE Latch Enable Input
- No Connection to these pins
- LDO Bypass
I Global Output Enable
O Lock Detect and Test Output
O LVDS Clock Output 0
O LVDS Clock Output 1
O LVDS Clock Output 2
O LVPECL Clock Output 3
I Global Clock Output Synchronization
I
Oscillator Clock Input; Should be AC
coupled
O Charge Pump Output
I
External Feedback Clock Input for 0-delay
mode
I Bias Bypass
O LVPECL Clock Output 4
O LVPECL Clock Output 5
O LVPECL Clock Output 6
O LVPECL Clock Output 7
- Die Attach Pad is Ground
4
Submit Documentation Feedback
Product Folder Links: LMK03200
Copyright © 2009, Texas Instruments Incorporated