ADS58C28_14 Datasheet, PDF (35/68 Pages) Texas Instruments – Dual Channel IF Receiver with SNRBoost3G

ADS58C28
www.ti.com
SBAS509B – JUNE 2010 – REVISED OCTOBER 2010
TYPICAL CHARACTERISTICS (continued)
All graphs are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock. 1.5V_PP
differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, High Perf Mode disabled, 0dB gain, DDR
LVDS output interface, and 32k point FFT, unless otherwise noted.
FFT WITH SNRBoost^3G ENABLED
FFT WITH SNRBoost^3G ENABLED
(20MHz Bandwidth)
(20MHz Bandwidth)
0
0
A_IN = −36dBFS
A_IN = −2dBFS
−10
f_IN = 140MHz
−10
f_IN = 140MHz
f_S = 185MSPS
f_S = 185MSPS
−20
Over 20MHz BW
−20
Over 20MHz BW
36M to 56M
36M to 56M
−30
SNR = 80.5dBFS
−30
SNR = 75.9dBFS
−40
SINAD = 80.2dBFS
SFDR = 81.3dBc
−40
SINAD = 75.7dBFS
SFDR = 87.9dBc
−50
SNRBoost Filter #14
−50
SNRBoost Filter #14
−60
−60
−70
−70
−80
−80
−90
−90
−100
−100
−110
−110
−120
0
10 20 30 40 50 60 70 80 90
Frequency (MHz)
Figure 23.
−120
0
10 20 30 40 50 60 70 80 90
Frequency (MHz)
Figure 24.
TIME DOMAIN WAVEFORM OF UNWRAP SIGNAL
DISABLED
2048
1792
Fs = 185MSPS
Fin = 150MHz
TIME DOMAIN WAVEFORM OF UNWRAP SIGNAL
ENABLED
2048
1792
Fs = 185MSPS
Fin = 150MHz
1536
1536
1280
1280
1024
1024
768
768
512
512
256
256
0
0 4000 8000 12000 16000 20000 24000 28000 32000
Sample Number
Figure 25.
0
0 4000 8000 12000 16000 20000 24000 28000 32000
Sample Number
Figure 26.
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): ADS58C28
Submit Documentation Feedback
35