TMS320F28069_14 Datasheet, PDF (31/175 Pages) Texas Instruments – Piccolo Microcontrollers

www.ti.com
TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
2.5.3 Viterbi, Complex Math, CRC Unit (VCU)
The C28x VCU enhances the processing power of C2000™ devices by adding additional assembly
instructions to target complex math, Viterbi decode, and CRC calculations. The VCU instructions
accelerate many applications, including the following:
• Orthogonal frequency-division multiplex (OFDM) used in the PRIME and G3 standards for power line
communications
• Short-range radar complex math calculations
• Power calculations
• Memory and data communication packet checks (CRC)
The VCU features include:
• Instructions to support Cyclic Redundancy Checks (CRCs), which is a polynomial code checksum.
– CRC8
– CRC16
– CRC32
• Instructions to support a flexible software implementation of a Viterbi decoder
– Branch metric calculations for a code rate of 1/2 or 1/3
– Add-Compare Select or Viterbi Butterfly in 5 cycles per butterfly
– Traceback in 3 cycles per stage
– Easily supports a constraint length of K = 7 used in PRIME and G3 standards
• Complex math arithmetic unit
– Single-cycle Add or Subtract
– 2-cycle multiply
– 2-cycle multiply and accumulate (MAC)
– Single-cycle repeat MAC
• Independent register space
2.5.4 Memory Bus (Harvard Bus Architecture)
As with many MCU-type devices, multiple busses are used to move data between the memories and
peripherals and the CPU. The memory bus architecture contains a program read bus, data read bus, and
data write bus. The program read bus consists of 22 address lines and 32 data lines. The data read and
write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable
single cycle 32-bit operations. The multiple bus architecture, commonly termed Harvard Bus, enables the
C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and
memories attached to the memory bus prioritize memory accesses. Generally, the priority of memory bus
accesses can be summarized as follows:
Highest: Data Writes
(Simultaneous data and program writes cannot occur on the
memory bus.)
Program Writes
Data Reads
(Simultaneous data and program writes cannot occur on the
memory bus.)
Lowest:
Program Reads
Fetches
(Simultaneous program reads and fetches cannot occur on the
memory bus.)
(Simultaneous program reads and fetches cannot occur on the
memory bus.)
Copyright © 2010–2012, Texas Instruments Incorporated
Device Overview
31
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062