TLC6C5912 Datasheet, PDF (3/23 Pages) Texas Instruments – TLC6C5912 12-Channel Shift-Register LED Driver

www.ti.com
5 Pin Configuration and Functions
PW Package
20-Pin TSSOP
Top View
VCC
1
20
SER_IN 2
19
DRAIN0 3
18
DRAIN1 4
17
DRAIN2 5
16
DRAIN3 6
15
DRAIN4 7
14
DRAIN5 8
13
CLR ⁹
12
G ¹⁰
11
GND
SRCK
DRAIN11
DRAIN10
DRAIN9
DRAIN8
DRAIN7
DRAIN6
RCK
SER_OUT
TLC6C5912
SLIS180 – MAY 2016
NAME
PIN
NO.
CLR
9
DRAIN0
3
DRAIN1
4
DRAIN2
5
DRAIN3
6
DRAIN4
7
DRAIN5
8
DRAIN6
13
DRAIN7
14
DRAIN8
15
DRAIN9
16
DRAIN10
17
DRAIN11
18
G
10
GND
20
RCK
12
SER IN
2
Pin Functions
I/O
DESCRIPTION
Shift register clear, active-low: CLR is the signal used to clear all the registers. The
I
storage register transfers data to the output buffer when shift register clear CLR is high.
Driving CLR is low clears all the registers in the device.
O
O
O
O
O
O
Open-drain output: DRAIN0 to DRAIN11 are the LED current-sink channels. These pins
O
connect to the LED cathodes, and they can survive up to 40-V LED supply voltage.
O
O
O
O
O
Output enable, active-low: G is the LED channel enable and disable input pin. Having G
I
low enables all drain channels according to the output-latch register content. When high, all
channels are off.
—
Power ground: GND is the ground reference pin for the device. This pin must connect to the
ground plane on the PCB.
Register clock: RCK is the storage register clock. The data in each shift register stage
I
transfers to the storage register at the rising edge of RCK. Data in the storage register
appears at the output whenever the output enable G̅ input signal is high.
I
Serial-data input: SER IN is the serial data input. Data on SER IN loads into the internal
register on each rising edge of SRCK.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TLC6C5912
Submit Documentation Feedback
3