LMC6953 Datasheet, PDF (3/19 Pages) National Semiconductor (TI) – PCI Local Bus Power Supervisor

LMC6953
www.ti.com
SNVS132D – APRIL 1998 – REVISED APRIL 2013
DC ELECTRICAL CHARACTERISTICS
Unless otherwise specified, all boldface limits specified for T_J = −40°C to +85°C, V_DD = 5V, R_PULL-UP = 4.7 kΩ and C_EXT = 0.01
μF. Typical numbers are room temperature (25°C) performance.
Symbol
V_H5
Parameter
V_DD Over-Voltage Threshold
V_L5
V_DD Under-Voltage Threshold
V_H3.3
3.3V Over-Voltage Threshold
V_L3.3
3.3V Under-Voltage Threshold
V_MR
Manual RESET Threshold
V_PF
Power Failure Differential Voltage
(3.3V Pin–5V Pin)
Conditions
T_J = 0°C to 70°C ⁽¹⁾
T_J = −40°C to 85°C ⁽¹⁾
T_J = 0°C to 70°C ⁽¹⁾
T_J = −40°C to 85°C ⁽¹⁾
T_J = 0°C to 70°C ⁽²⁾
T_J = −40°C to 85°C ⁽²⁾
T_J = 0°C to 70°C ⁽²⁾
T_J = −40°C to 85°C ⁽²⁾
(3)
Min
5.45
5.30
4.25
4.10
3.80
3.60
2.50
2.30
Typ
5.60
5.60
4.40
4.40
3.95
3.95
2.65
2.65
2.50
150
Max
5.75
5.90
4.55
4.70
4.10
4.30
2.80
3.00
2.80
300
Units
V
V
V
V
V
V
V
V
V
mV
R_IN
Input Resistance at 5V and 3.3V Pins
V_OL
RESET Output Low
T_J = 0°C to 70°C
V_DD = 1.5V to 6V
I_S
Supply Current
T_J = −40°C to 85°C
V_DD = 1.55V to 6V
(4)
35
kΩ
0.05
0.10
V
0.8
1.50
mA
(1) PCI Specifications Revision 2.1, Section 4.2.1.1 and Section 4.3.2.
(2) PCI Specifications Revision 2.1, Section 4.2.2.1 and Section 4.3.2.
(3) PCI Specifications Revision 2.1 and Section 4.3.2.
(4) Supply current measured at pins 1, 2, and 3. The 4.7 kΩ pull-up resistor on pin 7 is not tied to V_DDin this measurement.
AC ELECTRICAL CHARACTERISTICS
Unless otherwise specified, all boldface limits specified for T_J = −40°C to 85°C, V_DD = 5V, R_PULL-UP = 4.7 kΩ and C_EXT = 0.01
μF. Typical numbers are room temperature (25°C) performance.
Symbol
t_D
t_PF
Parameter
Over or Under Voltage Response Time
Power Failure Response Time
Conditions
(1)
(2)
Typ
LMC6953
Limit
150
490
40
90
Units
ns
max
ns
max
t_RESET
Reset Delay
C_EXT = 0.01 μF
100
ms
(1) PCI Specifications Revision 2.1, Section 4.3.2. The response time is measured individually with ±750 mV of overdrive applied to pin 2
then ±600 mV of overdrive applied to pin 3 and taking the worst number of the four measurements.
(2) PCI Specifications Revision 2.1, Section 4.3.2. The power failure response time is measured with a signal changing from 5V to 3V
applied to pin 2 and a 3.3V DC applied to pin 3.
Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: LMC6953
Submit Documentation Feedback
3