LMC568 Datasheet, PDF (3/12 Pages) National Semiconductor (TI) – Low Power Phase-Locked Loop

LMC568
www.ti.com
SNAS559B – MAY 1999 – REVISED APRIL 2013
Electrical Characteristics (continued)
Test Circuit, T_A= 25°C, V_S= 5V, RtCt #2, Sw. 1 Pos. 0; and no input unless otherwise noted.
Symbol
Parameter
Conditions
Min
Typ
Max Units
THD
Total Harmonic Distortion Typical Application Circuit as Above, Measure V_out
Distortion.
0.5
%
Signal to Noise Ratio
Typical Application Circuit
Remove Modulation, Measure V_n
(S + N)/N = 20 log (V_out/V_n).
f_max
Highest Center Freq.
RtCt #3, Measure Oscillator Frequency and Divide by 2
65
dB
700
kHz
Test Circuit
RtCt
#1
#2
#3
Rt
100k
10k
5.1k
Ct
300 pF
300 pF
62 pF
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC568
Submit Documentation Feedback
3