English
Language : 

BQ40Z50-R1 Datasheet, PDF (3/55 Pages) Texas Instruments – Li-Ion Battery Pack Manager
www.ti.com
bq40z50-R1
SLUSCB3 – JULY 2015
5 Description (continued)
The bq40z50-R1 device supports TURBO BOOST mode by providing the available max power and max current
to the host system. The device also supports Battery Trip Point to send a BTP interrupt signal to the host system
at the pre-set state of charge thresholds.
The bq40z50-R1 provides software-based 1st- and 2nd-level safety protection against overvoltage, undervoltage,
overcurrent, short-circuit current, overload, and overtemperature conditions, as well as other pack- and cell-
related faults.
SHA-1 authentication, with secure memory for authentication keys, enables identification of genuine battery
packs.
The compact 32-lead QFN package minimizes solution cost and size for smart batteries while providing
maximum functionality and safety for battery gauging applications.
6 Pin Configuration and Functions
RSM Package
32-Pin VQFN with Exposed Thermal Pad
Top View
PBI 1
VC4 2
VC3 3
VC2 4
VC1 5
SRN 6
NC 7
SRP 8
24 PTCEN
23 PTC
22 LEDCNTLC
21 LEDCNTLB
20 LEDCNTLA
19 SMBC
18 SMBD
17 DISP
PIN NAME
PBI
VC4
VC3
VC2
VC1
SRN
NC
SRP
VSS
TS1
TS2
TS3
TS4
NC
NUMBER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TYPE (1)
P
IA
IA
IA
IA
I
—
I
P
IA
IA
IA
IA
—
Pin Functions
DESCRIPTION
Power supply backup input pin
Sense voltage input pin for most positive cell, and balance current input for most positive
cell
Sense voltage input pin for second most positive cell, balance current input for second
most positive cell, and return balance current for most positive cell
Sense voltage input pin for third most positive cell, balance current input for third most
positive cell, and return balance current for second most positive cell
Sense voltage input pin for least positive cell, balance current input for least positive cell,
and return balance current for third most positive cell
Analog input pin connected to the internal coulomb counter peripheral for integrating a
small voltage between SRP and SRN where SRP is the top of the sense resistor.
Not internally connected. Connect to VSS.
Analog input pin connected to the internal coulomb counter peripheral for integrating a
small voltage between SRP and SRN where SRP is the top of the sense resistor.
Device ground
Temperature sensor 1 thermistor input pin
Temperature sensor 2 thermistor input pin
Temperature sensor 3 thermistor input pin
Temperature sensor 4 thermistor input pin
Not internally connected
(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: bq40z50-R1