English
Language : 

LM3S9B81_15 Datasheet, PDF (25/1271 Pages) Texas Instruments – Stellaris LM3S9B81 Microcontroller
Stellaris® LM3S9B81 Microcontroller
Register 30: EPI Raw Interrupt Status (EPIRIS), offset 0x214 .............................................................. 515
Register 31: EPI Masked Interrupt Status (EPIMIS), offset 0x218 ........................................................ 517
Register 32: EPI Error and Interrupt Status and Clear (EPIEISC), offset 0x21C .................................... 518
General-Purpose Timers ............................................................................................................. 520
Register 1: GPTM Configuration (GPTMCFG), offset 0x000 .............................................................. 537
Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004 ........................................................... 538
Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008 ........................................................... 540
Register 4: GPTM Control (GPTMCTL), offset 0x00C ........................................................................ 542
Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018 .............................................................. 545
Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C ..................................................... 547
Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................ 550
Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024 .............................................................. 553
Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028 ................................................ 555
Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C ................................................ 556
Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030 .................................................. 557
Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034 ................................................. 558
Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038 ....................................................... 559
Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C ...................................................... 560
Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 ........................................... 561
Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 ........................................... 562
Register 17: GPTM Timer A (GPTMTAR), offset 0x048 ....................................................................... 563
Register 18: GPTM Timer B (GPTMTBR), offset 0x04C ....................................................................... 564
Register 19: GPTM Timer A Value (GPTMTAV), offset 0x050 ............................................................... 565
Register 20: GPTM Timer B Value (GPTMTBV), offset 0x054 .............................................................. 566
Watchdog Timers ......................................................................................................................... 567
Register 1: Watchdog Load (WDTLOAD), offset 0x000 ...................................................................... 571
Register 2: Watchdog Value (WDTVALUE), offset 0x004 ................................................................... 572
Register 3: Watchdog Control (WDTCTL), offset 0x008 ..................................................................... 573
Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... 575
Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. 576
Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. 577
Register 7: Watchdog Test (WDTTEST), offset 0x418 ....................................................................... 578
Register 8: Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... 579
Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. 580
Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. 581
Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. 582
Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ 583
Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. 584
Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. 585
Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. 586
Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. 587
Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... 588
Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... 589
Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... 590
Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. 591
Analog-to-Digital Converter (ADC) ............................................................................................. 592
Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ............................................. 613
Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004 ........................................................... 614
July 03, 2014
25
Texas Instruments-Production Data