English
Language : 

BQ24196_17 Datasheet, PDF (24/50 Pages) Texas Instruments – I2C Controlled 2.5-A Single Cell USB/Adapter Charger with Narrow VDC Power Path Management and USB OTG
bq24196
SLUSB98A – OCTOBER 2012 – REVISED DECEMBER 2014
www.ti.com
8.3.6.3 Byte Format
Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is
unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant
Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some
other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data
transfer then continues when the slave is ready for another byte of data and release the clock line SCL.
SDA
MSB
Acknowledgement
signal from slave
Acknowledgement
signal from receiver
SCL
S or Sr
START or
Repeated
START
1
2
7
8
9
ACK
1
2
Figure 18. Data Transfer on the I2C Bus
8
9
ACK
P or Sr
STOP or
Repeated
START
8.3.6.4 Acknowledge (ACK) and Not Acknowledge (NACK)
The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter
that the byte was successfully received and another byte may be sent. All clock pulses, including the
acknowledge 9th clock pulse, are generated by the master.
The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line
LOW and it remains stable LOW during the HIGH period of this clock pulse.
When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then
generate either a STOP to abort the transfer or a repeated START to start a new transfer.
8.3.6.5 Slave Address and Data Direction Bit
After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction
bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).
SDA
SCL
S
START
1-7
ADDRESS
8
9
1-7
8
9
R/W ACK
DATA
ACK
Figure 19. Complete Data Transfer
1-7
8
DATA
9
ACK
P
STOP
8.3.6.5.1 Single Read and Write
1
7
1
1
S Slave Address 0 ACK
8
Reg Addr
1
ACK
8
Data Addr
1
1
ACK P
Figure 20. Single Write
1
7
1
1
S Slave Address 0 ACK
8
Reg Addr
1
1
7
1
1
ACK S Slave Address 1 ACK
8
Data
1
1
NCK P
24
Submit Documentation Feedback
Figure 21. Single Read
Product Folder Links: bq24196
Copyright © 2012–2014, Texas Instruments Incorporated