 English |
|
|
|
|
|
|
|
| MSP430F22X2_17 Datasheet, PDF (21/94 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER | |||
| |||
| ◁ |
MSP430F22x2
MSP430F22x4
www.ti.com
SLAS504G â JULY 2006 â REVISED AUGUST 2012
Timer_B3
Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
INPUT PIN NUMBER
DA
RHA
YFF
24 - P4.7 22 - P4.7 F5 - P4.7
24 - P4.7
17 - P4.0
20 - P4.3
22 - P4.7
15 - P4.0
18 - P4.3
F5 - P4.7
D6 - P4.0
E7 - P4.3
18 - P4.1
21 - P4.4
16 - P4.1
19 - P4.4
D7 - P4.1
F7 - P4.4
19 - P4.2 17 - P4.2 E6 - P4.2
Table 16. Timer_B3 Signal Connections
DEVICE
INPUT
SIGNAL
TBCLK
ACLK
SMCLK
TBCLK
TB0
TB0
VSS
VCC
TB1
TB1
VSS
VCC
TB2
ACLK
(internal)
VSS
VCC
MODULE
INPUT
NAME
TBCLK
ACLK
SMCLK
INCLK
CCI0A
CCI0B
GND
VCC
CCI1A
CCI1B
GND
VCC
CCI2A
CCI2B
GND
VCC
MODULE
BLOCK
Timer
CCR0
CCR1
CCR2
MODULE
OUTPUT
SIGNAL
NA
TB0
TB1
TB2
OUTPUT PIN NUMBER
DA
RHA
YFF
17 - P4.0
20 - P4.3
15 - P4.0
18 - P4.3
D6 - P4.0
E7 - P4.3
18 - P4.1
21 - P4.4
16 - P4.1
19 - P4.4
D7 - P4.1
F7 - P4.4
19 - P4.2
22 - P4.5
17 - P4.2
20 - P4.5
E6 - P4.2
F6 - P4.5
Universal Serial Communications Interface (USCI)
The USCI module is used for serial data communication. The USCI module supports synchronous
communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART,
enhanced UART with automatic baudrate detection (LIN), and IrDA.
USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.
USCI_B0 provides support for SPI (3 or 4 pin) and I2C.
ADC10
The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR
core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion
result handling allowing ADC samples to be converted and stored without any CPU intervention.
Copyright © 2006â2012, Texas Instruments Incorporated
21
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese