LMC6482-MIL Datasheet, PDF (20/31 Pages) Texas Instruments – CMOS Dual Rail-to-Rail Input and Output Operational Amplifier

LMC6482-MIL
SNOSD61 – JUNE 2017
Application Information (continued)
Many more characteristics are listed on the macromodel disk.
Contact your local TI sales office to obtain an operational amplifier spice model library disk.
8.2 Typical Applications
8.2.1 3-V Single Supply Buffer Circuit
www.ti.com
Figure 59. 3-V Single Supply Buffer Circuit
8.2.1.1 Design Requirements
For best performance, ensure that the input voltage swing is between V+ and V-.
Ensure that the input does not exceed the common-mode input range.
To reduce the risk of destabilizing the output, use resistive isolation on the output when driving capacitive loads
(see the Detailed Design Procedure section).
When large feedback resistors are used, it may be necessary to compensate for parasitic capacitance on the
input. See the Detailed Design Procedure section.
8.2.1.2 Detailed Design Procedure
8.2.1.2.1 Capacitive Load Compensation
Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 60. This simple
technique is useful for isolating the capacitive inputs of multiplexers and A/D converters.
Figure 60. Resistive Isolation of a 330-pF Capacitive Load
20
Submit Documentation Feedback
Product Folder Links: LMC6482-MIL
Copyright © 2017, Texas Instruments Incorporated