English
Language : 

LMC6492 Datasheet, PDF (2/28 Pages) National Semiconductor (TI) – CMOS Rail-to-Rail Input and Output Operational Amplifier
LMC6492, LMC6494
SNOS724D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
ESD Tolerance(3)
Differential Input Voltage
Voltage at Input/Output Pin
Supply Voltage (V+ − V−)
Current at Input Pin
Current at Output Pin(4)
Current at Power Supply Pin
Lead Temp. (Soldering, 10 sec.)
Storage Temperature Range
Junction Temperature(5)
2000V
±Supply Voltage
(V+) + 0.3V, (V−) − 0.3V
16V
±5 mA
±30 mA
40 mA
260°C
−65°C to +150°C
150°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test
conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(3) Human body model, 1.5 kΩ in series with 100 pF.
(4) Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of ±30 mA over long term may adversely
affect reliability.
(5) The maximum power dissipation is a function of TJ(max), θJA and TA. The maximum allowable power dissipation at any ambient
temperature is PD = (TJ(max) − TA)/θJA. All numbers apply for packages soldered directly into a PC board.
Operating Conditions(1)
Supply Voltage
Junction Temperature Range
Thermal Resistance (θJA)
LMC6492AE, LMC6492BE
LMC6494AE, LMC6494BE
P Package, 8-Pin PDIP
D Package, 8-Pin SOIC
P Package, 14-Pin PDIP
D Package, 14-Pin SOIC
2.5V ≤ V+ ≤ 15.5V
−40°C ≤ TJ ≤ +125°C
−40°C ≤ TJ ≤ +125°C
108°C/W
171°C/W
78°C/W
118°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test
conditions, see the Electrical Characteristics.
DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ = 25°C, V+ = 5V, V− = 0V, VCM = VO = V+/2 and RL > 1 MΩ. Boldface
limits apply at the temperature extremes
Symbol
Parameter
Conditions
Typ (1)
LMC6492AE
LMC6494AE
Limit (2)
LMC6492BE
LMC6494BE
Limit (2)
Units
VOS
Input Offset Voltage
0.11
3.0
3.8
6.0
mV
6.8
max
TCVOS
IB
IOS
RIN
Input Offset Voltage
Average Drift
Input Bias Current
Input Offset Current
Input Resistance
See (3)
See (3)
1.0
0.15
200
0.075
100
>10
μV/°C
200
pA max
100
pA max
Tera Ω
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Specified limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.
2
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6492 LMC6494