DS90CP02_15 Datasheet, PDF (2/16 Pages) Texas Instruments – 1.5 Gbps 2x2 LVDS Crosspoint Switch

DS90CP02
SNLS267A – NOVEMBER 2008 – REVISED MARCH 2013
www.ti.com
Table 1. PIN DESCRIPTIONS
Pin
Name
Pin
Number
I/O, Type
Description
DIFFERENTIAL INPUTS COMMON TO ALL MUXES
IN0+
IN0−
9
I, LVDS
Inverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL
10
compatible.
IN1+
IN1−
12
I, LVDS
Inverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL
13
compatible.
SWITCHED DIFFERENTIAL OUTPUTS
OUT0+
27
O, LVDS
Inverting and non-inverting differential outputs. OUT0± can be connected to any one pair
OUT0−
26
IN0±, or IN1±. LVDS compatible .
OUT1+
24
O, LVDS
Inverting and non-inverting differential outputs. OUT1± can be connected to any one pair
OUT1−
23
IN0±, or IN1±. LVDS compatible .
DIGITAL CONTROL INTERFACE
SEL0, SEL1
6
5
I, LVTTL
Select Control Inputs
EN0, EN1
7
15
I, LVTTL
Output Enable Inputs
N/C
8, 20, 28
Not Connected
POWER
V_DD
11, 14, 16,
I, Power
V_DD = 3.3V ±0.3V. At least 4 low ESR 0.01 µF bypass capacitors should be connected from
18, 19, 22,
V_DD to GND plane.
25
GND
DAP, 1, 2,
3, 4, 17,
21
I, Power
Ground reference to LVDS and CMOS circuitry.
For the UQFN package, the DAP is used as the primary GND connection to the device.
The DAP is the exposed metal contact at the bottom of the UQFN-28 package. It should be
connected to the ground plane with at least 4 vias for optimal AC and thermal performance.
Connection Diagram
N/C
IN0+
IN0-
VDDA
IN1+
IN1-
VDD
7654321
8
28
9
27
10
26
11
DAP
25
(GND)
12
24
13
23
14
22
15 16 17 18 19 20 21
N/C
OUT0+
OUT0-
VDDA
OUT1+
OUT1-
VDD
Figure 2. UQFN Top View
DAP = GND
See Package Number NJD0028A
2
Submit Documentation Feedback
Product Folder Links: DS90CP02
Copyright © 2008–2013, Texas Instruments Incorporated