English
Language : 

DS92LX2121_15 Datasheet, PDF (18/44 Pages) Texas Instruments – 10 - 50 MHz DC-Balanced Channel Link III Bi-Directional Control Serializer and Deserializer
DS92LX2121, DS92LX2122
SNLS330J – MAY 2010 – REVISED JANUARY 2014
Table 1. DS92LX2121 Control Registers (continued)
Addr
(Hex)
Name
Reserved
Bits Field
7:3 RESERVED
PCLK Detect
2 PCLK DETECT
C
Reserved
1 RESERVED
Cable Link Detect
Status
0
LINK DETECT
D
Reserved
7:0 RESERVED
E
Reserved
7:0 RESERVED
F
Reserved
7:0 RESERVED
10
Reserved
7:0 RESERVED
11
Reserved
7:0 RESERVED
12
Reserved
7:0 RESERVED
GPCR[7]
GPCR[6]
GPCR[5]
13
General Purpose
Control Reg
7:0
GPCR[4]
GPCR[3]
GPCR[2]
GPCR[1]
GPCR[0]
R/W Default Description
0
Reserved.
R
0
1: Valid PCLK detected
0: Valid PCLK not detected
Reserved.
R
0
0: Cable link not detected
1: Cable link detected
0x11'h Reserved.
0x01'h Reserved.
0x03'h Reserved.
0x03'h Reserved.
0x03'h Reserved.
0x03'h Reserved.
RW
0
0: LOW
1: HIGH
www.ti.com
Addr
(Hex)
0
1
Name
I2C Device ID
Reset
Table 2. DS92LX2122 Control Registers
Bits
Field
7:1 DEVICE ID
0 DES ID
7:3 RESERVED
2 REM_WAKEUP
1 DIGITALRESET0
0 DIGITALRESET1
R/W Default
Description
7-bit address of Deserializer;
RW
0x60h 0x60h
(1100_000X) default
RW
0
0: Device ID is from CAD
1: Register I2C Device ID overrides CAD
0x00'h Reserved
Remote Wake-up Select
RW
0
1: Enable. Generate remote wakeup signal automatically
wake-up the Serializer in Standby mode
0: Disable. Puts the Serializer in Standby mode
RW
0 self clear
1: Resets the device to default register values. Does not
affect device I2C Bus or Device ID
RW 0 self clear 1: Digital Reset, retained register value
18
Submit Documentation Feedback
Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: DS92LX2121 DS92LX2122