TMS320C6655 Datasheet, PDF (155/232 Pages) Texas Instruments – Fixed and Floating-Point Digital Signal Processor

www.ti.com
Table 7-34
TMS320C6655/57
Fixed and Floating-Point Digital Signal Processor
SPRS814—March 2012
CIC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 5 of 6)
Input Event# on CIC
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
System Interrupt
Description
QM_INT_PASS_TXQ_PEND_665
Queue manager pend event
QM_INT_PASS_TXQ_PEND_666
Queue manager pend event
QM_INT_PASS_TXQ_PEND_667
Queue manager pend event
QM_INT_PASS_TXQ_PEND_668
Queue manager pend event
QM_INT_PASS_TXQ_PEND_669
Queue manager pend event
QM_INT_PASS_TXQ_PEND_670
Queue manager pend event
VCP0INT
VCP2_0 interrupt
VCP1INT
VCP2_1 interrupt
TINT4L
Timer4 interrupt low
TINT4H
Timer4 interrupt high
VCP0REVT
VCP2_0 interrupt
VCP0XEVT
VCP2_0 interrupt
VCP1REVT
VCP2_1 interrupt
VCP1XEVT
VCP2_1 interrupt
TINT5L
Timer5 interrupt low
TINT5H
Timer5 interrupt high
TINT6L
Timer6 interrupt low
TINT6H
Timer6 interrupt high
TCP_INTD
TCP3d interrupt
UPPINT
UPP interrupt
TCP_REVT0
TCP3d interrupt
TCP_XEVT0
TCP3d interrupt
Reserved
MSMC_mpf_error2
Memory protection fault indicators for each system master PrivID
MSMC_mpf_error3
Memory protection fault indicators for each system master PrivID
TINT7L
Timer7 interrupt low
TINT7H
Timer7interrupt high
UARTINT_A
UART_0 interrupt
URXEVT_A
UART_0 interrupt
UTXEVT_A
UART_0 interrupt
EASYNCERR
EMIF16 error interrupt
Tracer_SCR_EMIF
Tracer sliding time window interrupt for EMIF16
Reserved
MSMC_mpf_error4
Memory protection fault indicators for each system master PrivID
MSMC_mpf_error5
Memory protection fault indicators for each system master PrivID
MSMC_mpf_error6
Memory protection fault indicators for each system master PrivID
MSMC_mpf_error7
Memory protection fault indicators for each system master PrivID
MPU4_INTD (MPU4_ADDR_ERR_INT and MPU4 addressing violation interrupt and protection violation interrupt.
MPU4_PROT_ERR_INT combined)
QM_INT_PASS_TXQ_PEND_671
Queue manager pend event
QM_INT_PKTDMA_0
QM interrupt for CDMA starvation
QM_INT_PKTDMA_1
QM interrupt for CDMA starvation
SRIO_INT_PKTDMA_0
SRIO interrupt for CDMA starvation
Reserved
Copyright 2012 Texas Instruments Incorporated
TI Confidential—NDA Restrictions
Peripheral Information and Electrical Specifications 155