RM48L940_15 Datasheet, PDF (151/172 Pages) Texas Instruments – RM48Lx40 16- and 32-Bit RISC Flash Microcontroller

www.ti.com
RM48L940, RM48L740, RM48L540
SPNS175C – APRIL 2012 – REVISED JUNE 2015
Table 7-25. SPI Slave Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = input, SPISIMO =
input, and SPISOMI = output)^(1)(2)(3)(4)
NO.
1
2 ⁽⁶⁾
3 ⁽⁶⁾
t_c(SPC)S
t_w(SPCH)S
t_w(SPCL)S
t_w(SPCL)S
t_w(SPCH)S
4 ⁽⁶⁾
t_{d(SOMI-SPCL)S}
t_{d(SOMI-SPCH)S}
PARAMETER
Cycle time, SPICLK⁽⁵⁾
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Dealy time, SPISOMI data valid after SPICLK low
(clock polarity = 0)
Delay time, SPISOMI data valid after SPICLK high
(clock polarity = 1)
MIN
MAX
UNIT
40
ns
14
ns
14
14
ns
14
t_rf(SOMI) + 20
ns
t_rf(SOMI) + 20
5 ⁽⁶⁾
t_{h(SPCL-SOMI)S}
Hold time, SPISOMI data valid after SPICLK high
(clock polarity =0)
2
ns
t_{h(SPCH-SOMI)S}
Hold time, SPISOMI data valid after SPICLK low (clock
polarity =1)
2
6 ⁽⁶⁾
t_{su(SIMO-SPCH)S}
Setup time, SPISIMO before SPICLK high (clock
polarity = 0)
4
ns
t_{su(SIMO-SPCL)S}
Setup time, SPISIMO before SPICLK low (clock polarity
= 1)
4
7 ⁽⁶⁾
t_{v(SPCH-SIMO)S}
High time, SPISIMO data valid after SPICLK high
(clock polarity = 0)
2
ns
t_{v(SPCL-SIMO)S}
High time, SPISIMO data valid after SPICLK low (clock
polarity = 1)
2
t_{d(SPCH-SENAH)S}
Delay time, SPIENAn high after last SPICLK high
(clock polarity = 0)
1.5t_c(VCLK) 2.5t_c(VCLK)+t_r(ENAn) + 22
8
ns
t_{d(SPCL-SENAH)S}
Delay time, SPIENAn high after last SPICLK low (clock
polarity = 1)
1.5t_c(VCLK) 2.5t_c(VCLK)+t_r(ENAn) + 22
9
t_{d(SCSL-SENAL)S}
Delay time, SPIENAn low after SPICSn low (if new data
has been written to the SPI buffer)
t_f(ENAn)
t_c(VCLK)+t_f(ENAn)+ 27
ns
10
t_{d(SCSL-SOMI)S}
Delay time, SOMI valid after SPICSn low (if new data
has been written to the SPI buffer)
t_c(VCLK) 2t_c(VCLK)+t_rf(SOMI)+ 28
ns
(1) The MASTER bit (SPIGCR1.0) is cleared and the CLOCK PHASE bit (SPIFMTx.16) is set.
(2) If the SPI is in slave mode, the following must be true: tc(SPC)S ≤ (PS + 1) tc(VCLK), where PS = prescale value set in SPIFMTx.[15:8].
(3) For rise and fall timings, see Table 5-7.
(4) t_c(VCLK) = interface clock cycle time = 1 /f_(VCLK)
(5) When the SPI is in Slave mode, the following must be true:
For PS values from 1 to 255: t_c(SPC)S ≥ (PS +1)t_c(VCLK) ≥ 40 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits.
For PS values of 0: t_c(SPC)S = 2t_c(VCLK) ≥ 40 ns.
(6) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
Copyright © 2012–2015, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 151
Submit Documentation Feedback