TMS320VC5416_17 Datasheet, PDF (13/98 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

www.ti.com
TMS320VC5416
Fixed-Point Digital Signal Processor
SPRS095P – MARCH 1999 – REVISED OCTOBER 2008
2.2.3 Signal Descriptions
Table 2-2 lists each signal, function, and operating mode(s) grouped by function.
Table 2-2. Signal Descriptions
TERMINAL
NAME
I/O ⁽¹⁾
DESCRIPTION
DATA SIGNALS
A22 (MSB), I/O/Z⁽²⁾⁽³⁾ Parallel address bus A22 [most significant bit (MSB)] through A0 [least significant bit (LSB)]. The sixteen LSB
A21, A20,
lines, A0 to A15, are multiplexed to address external memory (program, data) or I/O. The seven MSB lines, A16
A19, A18,
to A22, address external program space memory. A22-A0 is placed in the high-impedance state in the hold
A17, A16,
mode. A22-A0 also goes into the high-impedance state when OFF is low.A17-A0 are inputs in HPI16 mode.
A15, A14,
These pins can be used to address internal memory via the host-port interface (HPI) when the HPI16 pin is high.
A13, A12,
These pins also have Schmitt trigger inputs.The address bus has a bus holder feature that eliminates passive
A11, A10, A9,
components and the power dissipation associated with them. The bus holder keeps the address bus at the
A8, A7, A6,
previous logic level when the bus goes into a high-impedance state.
A5, A4, A3,
A2, A1,
A0 (LSB)
D15 (MSB),
D14, D13,
D12, D11,
D10, D9, D8,
D7, D6, D5,
D4, D3, D2,
D1, D0 (LSB)
I/O/Z⁽²⁾⁽³⁾ Parallel data bus D15 (MSB) through D0 (LSB). D15-D0 is multiplexed to transfer data between the core CPU
and external data/program memory or I/O devices or HPI in HPI16 mode (when HPI16 pin is high). D15-D0 is
placed in the high-impedance state when not outputting data or when RS or HOLD is asserted. D15-D0 also
goes into the high-impedance state when OFF is low. These pins also have Schmitt trigger inputs.The data bus
has a bus holder feature that eliminates passive components and the power dissipation associated with them.
The bus holder keeps the data bus at the previous logic level when the bus goes into the high-impedance state.
The bus holders on the data bus can be enabled/disabled under software control.
INITIALIZATION, INTERRUPT AND RESET OPERATIONS
IACK
INT0 ⁽²⁾
INT1 ⁽²⁾
INT2 ⁽²⁾
INT3 ⁽²⁾
O/Z
Interrupt acknowledge signal. IACK indicates receipt of an interrupt and that the program counter is fetching the
interrupt vector location designated by A15-A0. IACK also goes into the high-impedance state when OFF is low.
I
External user interrupt inputs. INT0-INT3 are maskable and are prioritized by the interrupt mask register (IMR)
and the interrupt mode bit. INT0 -INT3 can be polled and reset by way of the interrupt flag register (IFR).
NMI ⁽²⁾
I
Nonmaskable interrupt. NMI is an external interrupt that cannot be masked by way of the INTM or the IMR.
When NMI is activated, the processor traps to the appropriate vector location.
RS ⁽²⁾
Reset. RS causes the digital signal processor (DSP) to terminate execution and forces the program counter to
I
0FF80h. When RS is brought to a high level, execution begins at location 0FF80h of program memory. RS
affects various registers and status bits.
MP/MC
Microprocessor/microcomputer mode select. If active low at reset, microcomputer mode is selected, and the
internal program ROM is mapped into the upper 16K words of program memory space. If the pin is driven high
I
during reset, microprocessor mode is selected, and the on-chip ROM is removed from program space. This pin
is only sampled at reset, and the MP/MC bit of the processor mode status (PMST) register can override the
mode that is selected at reset.
MULTIPROCESSING SIGNALS
BIO ⁽²⁾
Branch control. A branch can be conditionally executed when BIO is active. If low, the processor executes the
I
conditional instruction. The BIO condition is sampled during the decode phase of the pipeline for the XC
instruction, and all other instructions sample BIO during the read phase of the pipeline.
External flag output (latched software-programmable signal). XF is set high by the SSBX XF instruction, set low
XF
O/Z
by RSBX XF instruction or by loading ST1. XF is used for signaling other processors in multiprocessor
configurations or used as a general-purpose output pin. XF goes into the high-impedance state when OFF is
low, and is set high at reset.
MEMORY CONTROL SIGNALS
DS
PS
IS
Data, program, and I/O space select signals. DS, PS, and IS are always high unless driven low for
O/Z
communicating to a particular external space. Active period corresponds to valid address information. DS, PS,
and IS are placed into the high-impedance state in the hold mode; these signals also go into the high-impedance
state when OFF is low.
MSTRB
Memory strobe signal. MSTRB is always high unless low-level asserted to indicate an external bus access to
O/Z data or program memory. MSTRB is placed in the high-impedance state in the hold mode; it also goes into the
high-impedance state when OFF is low.
(1) I = Input, O = Output, Z = High-impedance, S = Supply
(2) These pins have Schmitt trigger inputs.
(3) This pin has an internal bus holder controlled by way of the BSCR register.
Submit Documentation Feedback
Introduction
13