DRV201_15 Datasheet, PDF (12/29 Pages) Texas Instruments – DRV201 Voice Coil Motor Driver for Camera Auto Focus

DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
7.5 Programming
7.5.1 I²C Bus Operation
The I²C bus is a communications link between a controller and a series of slave terminals. The link is established
using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is
sourced from the controller in all cases where the serial data line is bi-directional for data communication
between the controller and the slave terminals. Each device has an open drain output to transmit data on the
serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high
during data transmission.
The DRV201 hosts a slave I²C interface that supports data rates up to 400 kbit/s and auto-increment addressing
and is compliant to I²C standard 3.
DRV201 supports four different read and two different write operations: single read from a defined location,
single read from a current location, sequential read starting from a defined location, sequential read from current
location, single write to a defined location, sequential write starting from a defined location. All different read and
write operations are described below.
7.5.1.1 Single Write to a Defined Location
Figure 6 shows the format of a single write to a defined register. First, the master issues a start condition
followed by a seven-bit I2C address. Next, the master writes a zero to conduct a write operation. Upon receiving
an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a
second acknowledge, DRV201 sets the I²C register to a defined value and the master writes the eight-bit data
value across the bus. Upon receiving a third acknowledge, DRV201 auto increments the internal I²C register
number by one and the master issues a stop condition. This action concludes the register write.
CURRENT REGISTER NUMBER K
REGISTER NUMBER M M+1
DRV201 ADDRESS 0
0001110
REGISTER NUMBER
M
DATA
SINGLE WRITE TO A DEFINED LOCATION
Figure 6. Single Write
7.5.1.2 Single Read from a Defined Location and Current Location
Figure 7 shows the format of a single read from a defined location. First, the master issues a start condition
followed by a seven-bit I²C address. Next, the master writes a zero to conduct a write operation. Upon receiving
an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a
second acknowledge, DRV201 sets the internal I²C register number to a defined value. Then the master issues a
repeat start condition and a seven-bit I²C address followed by a one to conduct a read operation. Upon receiving
a third acknowledge, the master releases the bus to the DRV201. The DRV201 then writes the eight-bit data
value from the register across the bus. The master acknowledges receiving this byte and issues a stop condition.
This action concludes the register read.
CURRENT REGISTER NUMBER K
REGISTER NUMBER M
M+1
DRV201 ADDRESS 0
0001110
REGISTER NUMBER
M
DRV201 ADDRESS 1
0001110
DATA
Figure 7. Single Read from a Defined Location
Figure 8 shows the single read from the current location. If the read command is issued without defining the
register number first, DRV201 writes out the data from the current register from the device memory.
12
Submit Documentation Feedback
Product Folder Links: DRV201
Copyright © 2011–2015, Texas Instruments Incorporated