English
Language : 

TMS320DM647_16 Datasheet, PDF (102/190 Pages) Texas Instruments – Digital Media Processor
TMS320DM647
TMS320DM648
SPRS372H – MAY 2007 – REVISED APRIL 2012
www.ti.com
DM647/DM648
DDR_ODT0 NC
DDR_D00
DDR_D7
DDR_DQM0
DDR_DQS0
DDR_DQS0
DDR_D08
DDR_D15
DDR_DQM1
DDR_DQS1
DDR_DQS1
DDR_DQGATE0 T
DDR_DQGATE1
DDR_DQGATE2 T
DDR_DQGATE3
DDR_ODT1 NC
DDR_D16
DDR_D23
DDR_DQM2
DDR_DQS2
DDR_DQS2
DDR_D24
DDR_D31
DDR_DQM3
DDR_DQS3
DDR_DQS3
DDR_BA0 T
DDR_BA2 T
DDR_A00 T
DDR_A13 T
DDR_CS0 T
DDR_CAS T
DDR_RAS T
BSDWE T
DDR_CKE T
DDR_CLK T
DDR_CLK T
DDR_VREF
0.1 µF(B)
DDR2
ODT
T
BED0
T
BED7
T
LDM
T
LDQS
T
LDQS
T
BED8
T
BED15
T
UDM
T
UDQS
T
UDQS
DDR2
ODT
T
BED0
T
BED0
T
LDM
T
LDQS
T
LDQS
T
BED7
T
BED15
T
UDM
T
UDQS
T
UDQS
BA0
BA2
A0
A13
CS
CAS
RAS
WE
CKE
CK
CK
VREF VREF
0.1 µF(B) 0.1 µF(B)
BA0
BA2
A0
A13
CS
CAS
RAS
WE
CKE
CK
CK
Vio 1.8(A)
0.1 µF
1 kΩ 1%
VREF VREF
VREF
0.1 µF
1 kΩ 1%
T Terminator, if desired. See terminator comments.
A. DM648 is shown in this figure as an example of the device and represents the entire set of devices that include:
DM647/DM648.
B. Vio 1.8 is the power supply for the DDR2 memory interface.
C. One of these capacitors can be eliminated if the divider and its capacitors are placed near a device VREF pin.
Figure 6-11. 32-Bit DDR2 High-Level Schematic
102 Peripheral Information and Electrical Specifications
Copyright © 2007–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM647 TMS320DM648