TMS320F28379S_16 Datasheet, PDF (10/213 Pages) Texas Instruments – Programmable Control Law Accelerator

TMS320F28379S, TMS320F28377S
TMS320F28376S, TMS320F28375S, TMS320F28374S
SPRS881C – AUGUST 2014 – REVISED MAY 2016
www.ti.com
4 Terminal Configuration and Functions
4.1 Pin Diagrams
Figure 4-1 to Figure 4-4 show the terminal assignments on the 337-ball ZWT New Fine Pitch Ball Grid
Array. Each figure shows a quadrant of the terminal assignments. Figure 4-5 shows the pin assignments
on the 176-pin PTP PowerPAD Thermally Enhanced Low-Profile Quad Flatpack. Figure 4-6 shows the pin
assignments on the 100-pin PZP PowerPAD Thermally Enhanced Thin Quad Flatpack.
1
2
3
4
5
6
7
8
9
10
W
VSSA
ADCINB1 ADCINB3 ADCINB5 VREFHIB
VREFLOD
VSS
VDDIO
GPIO128 GPIO116
W
V
VREFHIA
ADCINB0 ADCINB2 ADCINB4
VREFHID
VREFLOB
VSSA
GPIO124 GPIO127 GPIO131 V
U
ADCINA0 ADCINA2 ADCINA4 ADCIN15 ADCIND1 ADCIND3 ADCIND5 GPIO123 GPIO126 GPIO130
U
T
ADCINA1 ADCINA3 ADCINA5 ADCIN14 ADCIND0 ADCIND2 ADCIND4 GPIO122 GPIO125 GPIO129
T
R
VREFHIC
VREFLOA ADCINC2 ADCINC4
VSSA
VDDA
VSS
VSS
VDDIO
VDD
R
P
VSSA
VREFLOC ADCINC3 ADCINC5
VSSA
VDDA
VSS
VSS
VDDIO
VDD
P
7
8
9
10
N
VSS
GPIO109 GPIO114 GPIO113
VSS
VSS
N
M
VDDIO
GPIO110 GPIO112 GPIO111
VDDIO
VDDIO
M
VSS
VSS
VSS
M
L
GPIO27 GPIO106 GPIO107 GPIO108
VSS
VSS
L
VSS
VSS
VSS
L
K
GPIO26
GPIO25
GPIO24
GPIO23
VDD
VDD
K
VSS
VSS
VSS
K
1
2
3
4
5
6
8
9
10
A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.
Figure 4-1. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant A]
10
Terminal Configuration and Functions
Copyright © 2014–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320F28379S TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S