|
TMS570LS0914_16 Datasheet, PDF (1/163 Pages) Texas Instruments – 16- and 32-Bit RISC Flash Microcontroller | |||
|
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
TMS570LS0914
SPNS225D â JUNE 2013 â REVISED NOVEMBER 2016
TMS570LS0914 16- and 32-Bit RISC Flash Microcontroller
1 Device Overview
1.1 Features
1
⢠High-Performance Automotive-Grade
Microcontroller (MCU) for Safety-Critical
Applications
â Dual CPUs Running in Lockstep
â ECC on Flash and RAM Interfaces
â Built-In Self-Test (BIST) for CPU and On-chip
RAMs
â Error Signaling Module With Error Pin
â Voltage and Clock Monitoring
⢠ARM® Cortex®-R4F 32-Bit RISC CPU
â 1.66 DMIPS/MHz With 8-Stage Pipeline
â FPU With Single and Double Precision
â 12-Region Memory Protection Unit (MPU)
â Open Architecture With Third-Party Support
⢠Operating Conditions
â Up to 160-MHz System Clock
â Core Supply Voltage (VCC): 1.14 to 1.32 V
â I/O Supply Voltage (VCCIO): 3.0 to 3.6 V
⢠Integrated Memory
â 1MB of Flash With ECC
â 128KB of RAM With ECC
â 64KB of Flash for Emulated EEPROM With
ECC
⢠Common Platform Architecture
â Consistent Memory Map Across Family
â Real-Time Interrupt Timer (RTI) OS Timer
â 128-Channel Vectored Interrupt Module (VIM)
â 2-Channel Cyclic Redundancy Checker (CRC)
⢠Direct Memory Access (DMA) Controller
â 16 Channels and 32 Peripheral Requests
â Parity for Control Packet RAM
â DMA Accesses Protected by Dedicated MPU
⢠Frequency-Modulated Phase-Locked Loop
(FMPLL) With Built-In Slip Detector
⢠IEEE 1149.1 JTAG, Boundary Scan and ARM
CoreSight⢠Components
⢠Advanced JTAG Security Module (AJSM)
⢠Up to 64 General-Purpose I/O (GIO) Pins
â Up to 16 GIO Pins With Interrupt Generation
Capability
⢠Enhanced Timing Peripherals
â 7 Enhanced Pulse Width Modulator (ePWM)
Modules
â 6 Enhanced Capture (eCAP) Modules
â 2 Enhanced Quadrature Encoder Pulse (eQEP)
Modules
⢠Two Next Generation High-End Timer (N2HET)
Modules
â N2HET1: 32 Programmable Channels
â N2HET2: 18 Programmable Channels
â 160-Word Instruction RAM With Parity
Protection Each
â Each N2HET Includes Hardware Angle
Generator
â Dedicated High-End Timer Transfer Unit (HTU)
for Each N2HET
⢠Two 12-Bit Multibuffered ADC Modules
â ADC1: 24 Channels
â ADC2: 16 Channels
â 16 Shared Channels
â 64 Result Buffers With Parity Protection Each
⢠Multiple Communication Interfaces
â Up to Three CAN Controllers (DCANs)
â 64 Mailboxes With Parity Protection Each
â Compliant to CAN Protocol Version 2.0A and
2.0B
â Inter-Integrated Circuit (I2C)
â 3 Multibuffered Serial Peripheral Interfaces
(MibSPIs)
â 128 Words With Parity Protection Each
â 8 Transfer Groups
â One Standard Serial Peripheral Interface (SPI)
Module
â Two UART (SCI) Interfaces, One With Local
Interconnect Network (LIN 2.1) Interface
Support
⢠Packages
â 144-Pin Quad Flatpack (PGE) [Green]
â 100-Pin Quad Flatpack (PZ) [Green]
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
|
▷ |