CD74HC4016_15 Datasheet, PDF (1/16 Pages) Texas Instruments – High-Speed CMOS Logic Quad Bilateral Switch

CD74HC4016
Data sheet acquired from Harris Semiconductor
SCHS199C
February 1998 - Revised August 2004
High-Speed CMOS Logic
Quad Bilateral Switch
[ /Title
(CD74
HC4016
)
/Sub-
ject
(High-
Speed
CMOS
Logic
Quad
Bilat-
Features
Description
• Wide Analog-Input-Voltage Range . . . . . . . . . 0V to 10V
• Low “ON” Resistance
- 45Ω (Typ) . . . . . . . . . . . . . . . . . . . . . . . . . . .V_CC = 4.5V
- 35Ω (Typ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . V_CC = 6V
- 30Ω (Typ) . . . . . . . . . . . . . . . . . . . . . . . . . .1fcV_CC = 9V
• Fast Switching and Propagation Delay Times
• Low “OFF” Leakage Current
• Built-In “Break-Before-Make” Switching
• Suitable for Sample and Hold Applications
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• HC Types
- 2V to 10V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
The CD74HC4016 contains four independent digitally
controlled analog switches that use silicon-gate CMOS
technology to achieve operating speeds similar to LSTTL
with the low power consumption of standard CMOS
integrated circuits.
Each switch has two input/output terminals (nY, nZ) and an
active high enable input (nE). Current through the switch will
not cause additional V_CC current provided the analog
voltage is maintained between V_CC and GND.
Ordering Information
PART NUMBER
CD74HC4016E
CD74HC4016M
CD74HC4016MT
CD74HC4016M96
CD74HC4016PW
TEMP. RANGE
(^oC)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
14 Ld TSSOP
CD74HC4016PWR
-55 to 125
14 Ld TSSOP
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
Pinout
CD74HC4016
(PDIP, SOIC, TSSOP)
TOP VIEW
1Y 1
1Z 2
2Z 3
2Y 4
2E 5
3E 6
GND 7
14 V_CC
13 1E
12 4E
11 4Y
10 4Z
9 3Z
8 3Y
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2004, Texas Instruments Incorporated
1