CD74ACT86-EP Datasheet, PDF (1/11 Pages) Texas Instruments – QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

www.ti.com
FEATURES
• Controlled Baseline
– One Assembly/Test Site, One Fabrication
Site
• Extended Temperature Performance of
–55°C to 125°C
• Enhanced Diminishing Manufacturing
Sources (DMS) Support
• Enhanced Product-Change Notification
• Qualification Pedigree ⁽¹⁾
• Inputs Are TTL-Voltage Compatible
• Speed of Bipolar F, AS, and S, With
Significantly Reduced Power Consumption
• Balanced Propagation Delays
• ±24-mA Output Drive Current
– Fanout to 15 F Devices
(1) Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
CD74ACT86-EP
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE
SCHS357 – MARCH 2006
• SCR-Latchup-Resistant CMOS Process and
Circuit Design
• Exceeds 2-kV ESD Protection Per
MIL-STD-883, Method 3015
D PACKAGE
(TOP VIEW)
1A 1
1B 2
1Y 3
2A 4
2B 5
2Y 6
GND 7
14 V_CC
13 4B
12 4A
11 4Y
10 3B
9 3A
8 3Y
DESCRIPTION/ORDERING INFORMATION
The CD74ACT86-EP is a quadruple 2-input exclusive-OR gate. This device performs the Boolean function
Y = A ⊕ B or Y = AB + AB in positive logic.
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced
in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the
output.
T_A
–55°C to 125°C
SOIC – D
ORDERING INFORMATION
PACKAGE ⁽¹⁾
ORDERABLE PART NUMBER
Tape and Reel
CD74ACT86MDREP
TOP-SIDE MARKING
ACT86MEP
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
FUNCTION TABLE
(EACH GATE)
INPUTS
A
B
L
L
L
H
H
L
H
H
OUTPUT
Y
L
H
H
L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated