ADS5400 Datasheet, PDF (1/55 Pages) Texas Instruments – 12-Bit, 1-GSPS Analog-to-Digital Converter

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
ADS5400
SLAS611C – OCTOBER 2009 – REVISED JANUARY 2016
ADS5400 12-Bit, 1-GSPS Analog-to-Digital Converter
1 Features
•1 1-GSPS Sample Rate
• 12-Bit Resolution
• 2.1 GHz Input Bandwidth
• SFDR = 66 dBc at 1.2 GHz
• SNR = 57.6 dBFS at 1.2 GHz
• 7 Clock Cycle Latency
• Interleave Friendly: Internal Adjustments for Gain,
Phase, and Offset
• 1.5-V to 2-V Selectable Full-Scale Range
• LVDS-Compatible Outputs, 1 or 2 Bus Options
• Total Power Dissipation: 2.15 W
• On-Chip Analog Buffer
• 100-Pin HTQFP PowerPAD™ Package
(16-mm × 16-mm Footprint With Leads)
• Industrial Temperature Range of –40°C to 85°C
2 Applications
• Test and Measurement Instrumentation
• Ultra-Wide Band Software-Defined Radio
• Data Acquisition
• Power Amplifier Linearization
• Signal Intelligence and Jamming
• Radar
3 Description
The ADS5400 device is a 12-bit, 1-GSPS analog-to-
digital converter (ADC) that operates from both a 5-V
supply and 3.3-V supply, while providing LVDS-
compatible digital outputs. The analog input buffer
isolates the internal switching of the track and hold
from disturbing the signal source. The simple 3-stage
pipeline provides extremely low latency for time
critical applications. Designed for the conversion of
signals up to 2 GHz of input frequency at 1 GSPS,
the ADS5400 has outstanding low noise performance
and spurious-free dynamic range over a large input
frequency range.
The ADS5400 is available in a HTQFP-100
PowerPAD™ package. The combination of the
PowerPAD package and moderate power
consumption of the ADS5400 allows for operation
without an external heatsink. The ADS5400 is built on
Texas Instrument's complementary bipolar process
(BiCom3) and is specified over the full industrial
temperature range (–40°C to 85°C).
PART NUMBER
ADS5400
Device Information⁽¹⁾
PACKAGE
BODY SIZE (NOM)
HTQFP (100)
14.00 mm × 14.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Block Diagram
CLKINP
CLKINN
ADS5400
CLOCK
DIVIDE
RESETP (SYNCINP)
RESETN (SYNCINN)
INP
INN
VCM
VREF
SCLK
SDIO
SDO
SDENB
ENEXTREF
ENPWD
ENA1BUS
BUFFER
REFERENCE
CONTROL
12
12-bit ADC
(3 stage pipeline)
12
BUS A
GAIN ADJUST
PHASE ADJUST
OFFSET ADJUST
TEMP SENSOR
OVER RANGE
DETECTOR,
SYNC and
DEMUX
12
BUS B
CLKOUTAP
CLKOUTAN
OUTA [0-11]P
OUTA [ 0-11 ]N
OVRAP (SYNCOUTAP )
OVRAN (SYNCOUTAN)
CLKOUTBP
CLKOUTBN
OUTB[ 0-11 ]P
OUTB[0-11]N
OVRBP (SYNCOUTBP)
OVRBN (SYNCOUTBN)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.