ADC3421 Datasheet, PDF (1/79 Pages) Texas Instruments – Quad-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converter

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
ADC3421, ADC3422, ADC3423, ADC3424
SBAS673A – JULY 2014 – REVISED OCTOBER 2015
ADC342x Quad-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converter
1 Features
•1 Quad Channel
• 12-Bit Resolution
• Single Supply: 1.8 V
• Serial LVDS Interface
• Flexible Input Clock Buffer with Divide-by-1, -2, -4
• SNR = 70.2 dBFS, SFDR = 87 dBc at
f_IN = 70 MHz
• Ultra-Low Power Consumption:
– 98 mW/Ch at 125 MSPS
• Channel Isolation: 105 dB
• Internal Dither and Chopper
• Support for Multi-Chip Synchronization
• Pin-to-Pin Compatible with 14-Bit Version
• Package: VQFN-56 (8 mm × 8 mm)
2 Applications
• Multi-Carrier, Multi-Mode Cellular Base Stations
• Radar and Smart Antenna Arrays
• Munitions Guidance
• Motor Control Feedback
• Network and Vector Analyzers
• Communications Test Equipment
• Nondestructive Testing
• Microwave Receivers
• Software-Defined Radios (SDRs)
• Quadrature and Diversity Radio Receivers
3 Description
The ADC342x are a high-linearity, ultra-low power,
quad-channel, 12-bit, 25-MSPS to 125-MSPS,
analog-to-digital converter (ADC) family. The devices
are designed specifically to support demanding, high
input frequency signals with large dynamic range
requirements. An input clock divider allows more
flexibility for system clock architecture design and the
SYSREF input enables complete system
synchronization. The ADC342x family supports serial
low-voltage differential signaling (LVDS) in order to
reduce the number of interface lines, thus allowing for
high system integration density. The serial LVDS
interface is two-wire, where each ADC data are
serialized and output over two LVDS pairs. An
internal phase-locked loop (PLL) multiplies the
incoming ADC sampling clock to derive the bit clock
that is used to serialize the 12-bit output data from
each channel. In addition to the serial data streams,
the frame and bit clocks are also transmitted as
LVDS outputs.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
ADC342x
VQFN (56)
8.00 mm × 8.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
space
space
space
space
space
space
Spectrum at 10-MHz IF
(SFDR = 97 dBc, SNR = 70.4 dBFS, SINAD = 70.4 dBFS,
THD = 98 dBc, HD2 = 95 dBc, HD3 = 97 dBc)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
0
12.5
25
37.5
50
62.5
Frequency (MHz)
D201
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.