ADC12J4000 Datasheet, PDF (1/94 Pages) Texas Instruments – 12-Bit 4 GSPS ADC With Integrated DDC

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
ADC12J4000
SLAS989C – JANUARY 2014 – REVISED JULY 2015
ADC12J4000 12-Bit 4 GSPS ADC With Integrated DDC
1 Features
•1 Excellent Noise and Linearity up to and beyond
F_IN = 3 GHz
• Configurable DDC
• Decimation Factors from 4 to 32 (Complex
Baseband Out)
• Usable Output Bandwidth of 800 MHz at
4x Decimation and 4000 MSPS
• Usable Output Bandwidth of 100 MHz at
32x Decimation and 4000 MSPS
• Bypass Mode for Full Nyquist Output Bandwidth
• Low Pin-Count JESD204B Subclass 1 Interface
• Automatically Optimized Output Lane Count
• Embedded Low Latency Signal Range Indication
• Low Power Consumption
• Key Specifications
– Max Sampling Rate: 4000 MSPS
– Min Sampling Rate: 1000 MSPS
– DDC Output Word Size: 15-Bit Complex (30
bits total)
– Bypass Output Word Size: 12-Bit Offset Binary
– Noise Floor: −149 dBFS/Hz or −150.8 dBm/Hz
– IMD3: −64 dBc (F_IN = 2140 MHz ± 30 MHz at
−13 dBFS)
– FPBW (–3 dB): 3.2 GHz
– Peak NPR: 46 dB
– Supply Voltages: 1.9 V and 1.2 V
– Power Consumption
– Bypass (4000 MSPS): 2 W
– Decimate by 10 (4000 MSPS): 2 W
– Power Down Mode: <50 mW
2 Applications
• Wireless Infrastructure
• RF-Sampling Software Defined Radio
• Wideband Microwave Backhaul
• Military Communications
• SIGINT
• RADAR and LIDAR
• DOCSIS / Cable Infrastructure
• Test and Measurement
3 Description
The ADC12J4000 device is a wideband sampling and
digital tuning device. Texas Instruments' giga-sample
analog-to-digital converter (ADC) technology enables
a large block of frequency spectrum to be sampled
directly at RF. An integrated DDC (Digital Down
Converter) provides digital filtering and down-
conversion. The selected frequency block is made
available on a JESD204B serial interface. Data is
output as baseband 15-bit complex information for
ease of downstream processing. Based on the digital
down-converter (DDC) decimation and link output
rate settings, this data is output on 1 to 5 lanes of the
serial interface.
A DDC bypass mode allows the full rate 12-bit raw
ADC data to also be output. This mode of operation
requires 8 lanes of serial output.
The ADC12J4000 device is available in a 68-pin
VQFN package. The device operates over the
Industrial (–40°C ≤ T_A ≤ 85°C) ambient temperature
range.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
ADC12J4000
VQFN (68)
10.00 mm × 10.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Bypass — Spectral Response
ƒ_S = 4 GHz, F_IN = 1897 MHz
0
-20
-40
-60
-80
-100
0
500
1000
1500
Frequency (MHz)
2000
C003
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.