English
Language : 

ADC08D502 Datasheet, PDF (1/43 Pages) Texas Instruments – ADC08D502 High Performance, Low Power, Dual 8-Bit, 500 MSPS A/D Converter
ADC08D502
www.ti.com
SNOSC85 – AUGUST 2012
ADC08D502 High Performance, Low Power, Dual 8-Bit, 500 MSPS A/D Converter
Check for Samples: ADC08D502
FEATURES
1
•2 Internal Sample-and-Hold
• Single +1.9V ±0.1V Operation
• Choice of SDR or DDR output clocking
• Multiple ADC Synchronization Capability
• Guaranteed No Missing Codes
• Serial Interface for Extended Control
• Fine Adjustment of Input Full-Scale Range and
Offset
• Duty Cycle Corrected Sample Clock
APPLICATIONS
• Direct RF Down Conversion
• Digital Oscilloscopes
• Satellite Set-top boxes
• Communications Systems
• Test Instrumentation
DESCRIPTION
The ADC08D502 is a dual, low power, high performance CMOS analog-to-digital converter that digitizes signals
to 8 bits resolution at sampling rates up to 500 MSPS. Consuming a typical 1.4 Watts at 500 MSPS from a single
1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature range.
The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of
the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic
parameters beyond Nyquist, producing a high 7.5 ENOB with a 250 MHz input signal and a 500 MHz sample
rate while providing a 10-18 B.E.R. Output formatting is offset binary and the LVDS digital outputs are compatible
with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.
Each converter has a 1:2 demultiplexer that feeds two LVDS buses and reduces the output data rate on each
bus to half the sampling rate.
The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a 128-lead,
thermally enhanced exposed pad LQFP and operates over the Industrial (-40°C ≤ TA ≤ +85°C) temperature
range.
Resolution
Max Conversion Rate
Bit Error Rate
ENOB @ 250 MHz Input
DNL
Power Consumption
Table 1. Key Specifications
Operating
Power Down
Mode
VALUE
8
500
10-18 (typ)
7.5
±0.15
1.4
3.5
UNIT
Bits
MSPS (min)
Bits (typ)
LSB (typ)
W (typ)
mW (typ)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated