DAC37J82_15 Datasheet, PDF (88/119 Pages) Texas Instruments – DAC3xJ82 Dual-Channel, 16-Bit, 1.6/2.5 GSPS, Digital-to-Analog Converters with 12.5 Gbps JESD204B Interface

DAC37J82, DAC38J82
SLASE16B – JANUARY 2014 – REVISED MAY 2014
www.ti.com
Register
Name
config86
Addr
(Hex)
0x56
Register
Name
config87
Addr
(Hex)
0x57
Register
Name
config88
Addr
(Hex)
0x58
Table 117. Register Name: config86 – Address: 0x56, Default: 0x0000
Bit Name
Function
15:12
11
10:7
6:2
1:0
adjcnt_ link2
adjdir_ link2
bid_link2
cf_link2
cs_link2
Lane configuration data for link2. Not used by DAC37J82/DAC38J82 except
for lane configuration checking.
Lane configuration data for link2. Not used by DAC37J82/DAC38J82 except
for lane configuration checking.
Lane configuration data for link2. Not used by DAC37J82/DAC38J82 except
for lane configuration checking.
Lane configuration data for link2. Not used by DAC37J82/DAC38J82 except
for lane configuration checking.
Lane configuration data for link2. Not used by DAC37J82/DAC38J82 except
for lane configuration checking.
Default
Value
0000
0
0000
00000
00
Table 118. Register Name: config87 – Address: 0x57, Default: 0x00FF
Bit Name
Function
15:8 did_link2
Lane configuration data for link2. Not used by DAC37J82/DAC38J82
except for lane configuration checking.
7:0 sync_
These bits select which errors cause a sync request. Sync requests take
request_ena_ link2 priority over the error notification, so if sync request isn’t desired, set
these bits to a ‘0’.
bit7 = multi-frame alignment error
bit6 = frame alignment error
bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
Default
Value
0x00
0xFF
Table 119. Register Name: config88 – Address: 0x58, Default: 0x00FF
Bit Name
15:10
9
8
reserved
disable_
err_report_link2
phadj_ link2
7:0 error_ena_link2
Function
Reserved
Assertion means that errors will not be reported on the sync_n output.
Lane configuration data for link2. Not used by DAC37J82/DAC38J82
except for lane configuration checking.
These bits select the errors generated are counted in the err_cnt for the
link. The bits also control what signals are sent out the pad_syncb pin for
error notification.
bit7 = multi-frame alignment error
bit6 = frame alignment error
bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
Default
Value
000000
0
0
0xFF
88
Submit Documentation Feedback
Product Folder Links: DAC37J82 DAC38J82
Copyright © 2014, Texas Instruments Incorporated