CDC586 Datasheet, PDF (8/12 Pages) Texas Instruments – 3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

CDC586
3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS336D – FEBRUARY 1993 – REVISED OCTOBER 1998
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 30 pF
(see Note A)
500 Ω
LOAD CIRCUIT FOR OUTPUTS
Input
tphase _error
Output
1.5 V
3V
1.5 V
0V
2V
0.8 V
tr
2V
1.5 V
tf
VOH
0.8 V _VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A. CL includes probe and jig capacitance.
B. The outputs are measured one at a time with one transition per measurement.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 100 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns.
Figure 1. Load Circuit and Voltage Waveforms
8
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265