English
Language : 

TMS320DM6437_08 Datasheet, PDF (7/305 Pages) Texas Instruments – Digital Media Processor
www.ti.com
TMS320DM6437
Digital Media Processor
SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
This data manual revision history highlights the technical changes made to the SPRS345C device-specific
data manual to make it an SPRS345D revision.
Scope: Applicable updates to the TMS320DM643x DMP, specifically relating to the TMS320DM6437
device, have been incorporated.
• Added 660- and 700-MHz C64x+™ device speeds.
• Added designators for low-power (-L) devices.
SEE
Global
Section 1.1
Section 1.2
Section 2.6
Section 2.8
Section 5
Section 5
Section 6.7.1
Section 5.2
Section 6.7.1
Section 6.7.4
ADDITIONS/MODIFICATIONS/DELETIONS
• Updated/Changed signal name from "C_WE" to "C_WE"
• Updated/Changed signal name from "C_WEN" to "C_WE"
Added "5280, 5600 MIPS" to "High-Performance Digital Signal Processor (DM6437)" bullet
• In first paragraph, updated/changed the following:
– First sentence from "With performance up to 4800 million instructions per second (MIPS) at a clock
rate of 600 MHz..." to "With performance up to 5600 million instructions per second (MIPS) with a
clock rate of 700 MHz..."
– Fifth sentence from "The DSP core can produce...for a total of 2400 million MACs per second...or a
total of 4800 MMACS."to "The DSP core can produce...for a total of 2800 million MACs per
second...or a total of 5600 MMACS."
Table 2-24, Multichannel Audio Serial Port (McASP0) Terminal Functions:
• Updated/Changed AFSR0/DR0/GP[100] pin description from "... frame synchronization AFSX0..." to
"...frame synchronization AFSR0..."
• Updated/Changed AFSX0/DX1/GP[107] pin description from "...frame synchronization AFSR0..." to
"...frame synchronization AFSX0..."
Table 2-21, DAC [Part of VPBE] Terminal Functions:
• Updated/Changed VDDA_1P1V description
Updated/Changed Figure 2-10, Device Nomenclature, to reflect new device speeds and low-power
designator (-L suffix).
Added footnote to Section 5.1, Absolute Maximum Ratings Over Operating Temperature Range (Unless
Otherwise Noted).
Updated/Changed ICDD and IDDD test conditions and footnote in Section 5.3, Electrical Characteristics Over
Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted).
Table 6-15, PLLC1 Clock Frequency Ranges:
• Updated/Changed PLLOUT 1.2V-CVDD max value from "700 MHz" to "600 MHz" for
-6/-5/-4/-L/-Q6/-Q5/-Q4 devices.
• Updated/Changed SYSCLK1 1.05V-CVDD max value from "560 MHz" to "520 MHz" for -7 devices.
Deleted "Future variants..." footnote from table
Updated/Changed sentence from "TI requires EMI filter manufacturer Murata..." to "TI recommends EMI
filter manufacturer Murata..."
Deleted "(-4, -4Q, -4S, -5, -5Q, -5S, -6)" from Table 6-19 title, Timing Requirements for MXI/CLKIN.
Submit Documentation Feedback
Revision History
7