 English |
|
|
|
|
|
|
|
| DAC8531 Datasheet, PDF (4/19 Pages) Texas Instruments – Low-Power, Rail-to-Rail Output, 16-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER | |||
| |||
| ◁ |
TIMING CHARACTERISTICS(1, 2)
VDD = +2.7V to +5.5V; all specifications â40°C to +105°C unless otherwise noted.
DAC8531E
PARAMETER
DESCRIPTION
CONDITIONS
MIN
TYP
MAX
UNITS
t1(3)
SCLK Cycle Time
VDD = 2.7V to 3.6V
50
ns
VDD = 3.6V to 5.5V
33
ns
t2
SCLK HIGH Time
VDD = 2.7V to 3.6V
13
ns
VDD = 3.6V to 5.5V
13
ns
t3
SCLK LOW Time
VDD = 2.7V to 3.6V
22.5
ns
VDD = 3.6V to 5.5V
13
ns
t4
SYNC to SCLK Rising
Edge Setup Time
VDD = 2.7V to 3.6V
0
ns
VDD = 3.6V to 5.5V
0
ns
t5
Data Setup Time
VDD = 2.7V to 3.6V
5
ns
VDD = 3.6V to 5.5V
5
ns
t6
Data Hold Time
VDD = 2.7V to 3.6V
4.5
ns
VDD = 3.6V to 5.5V
4.5
ns
t7
SCLK Falling Edge to
SYNC Rising Edge
VDD = 2.7V to 3.6V
0
ns
VDD = 3.6V to 5.5V
0
ns
t8
Minimum SYNC HIGH Time
VDD = 2.7V to 3.6V
50
ns
VDD = 3.6V to 5.5V
33
ns
NOTES: (1) All input signals are specified with tR = tF = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. (2) See Serial Write Operation timing
diagram, below. (3) Maximum SCLK frequency is 30MHz at VDD = +3.6V to +5.5V and 20MHz at VDD = +2.7V to +3.6V.
SERIAL WRITE OPERATION
SCLK
SYNC
DIN
t8
t4
t3
DB23
t6
t5
t1
t2
t7
DB0
4
DAC8531
www.ti.com
SBAS192B
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese