DAC3282_15 Datasheet, PDF (4/65 Pages) Texas Instruments – DAC3282 16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)

DAC3282
SLAS646C – DECEMBER 2009 – REVISED MAY 2015
5 Pin Configuration and Functions
RGZ Package
48-Pin VQFN with Thermal Pad
Top View
www.ti.com
CLKVDD18 1
DACVDD18 2
DACCLKP 3
DACCLKN 4
GND 5
OSTRP 6
OSTRN 7
DIGVDD18 8
D7P 9
D7N 10
D6P 11
D6N 12
DAC3282
RGZ Package
48-QFN 7x7mm
(Top View )
36 RESETB
35 DACVDD18
34 ALARM_SDO
33 SDENB
32 SCLK
31 SDIO
30 TXENABLE
29 DIGVDD18
28 D0N
27 D0P
26 D1N
25 D1P
Pin Functions
PIN
I/O
NAME
NO.
DESCRIPTION
AVDD33
37, 40, 42,
45, 48
I
Analog supply voltage. (3.3 V)
ALARM_SDO
34
1.8V CMOS output for ALARM condition. The ALARM output functionality is defined through the
O
CONFIG6 register. Default polarity is active low, but can be changed to active high via CONFIG0
alarm_pol control bit. Optionally, it can be used as the uni-directional data output in 4-pin serial
interface mode (CONFIG 23 sif4_ena = ‘1’).
BIASJ
43
O Full-scale output current bias. For 20mA full-scale output current, connect a 960 Ω resistor to GND.
CLKVDD18
1
I
Internal clock buffer supply voltage. (1.8 V)
It is recommended to isolate this supply from DACVDD18 and DIGVDD18.
D[7..0]P
LVDS positive input data bits 0 through 7. Each positive/negative LVDS pair has an internal 100 Ω
termination resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR) with two
data transfers per DATACKP/N clock cycle. Dual channel 16-bit data is transferred byte-wide on this
9, 11, 13,
single 8-bit data bus using FRAMEP/N as a frame strobe indicator.
15, 21, 23, I
25, 27
D7P is most significant data bit (MSB) – pin 9
D0P is least significant data bit (LSB) – pin 27
The order of the bus can be reversed via CONFIG19 rev bit.
4
Submit Documentation Feedback
Product Folder Links: DAC3282
Copyright © 2009–2015, Texas Instruments Incorporated