BQ24193_15 Datasheet, PDF (31/49 Pages) Texas Instruments – bq24193 I2C Controlled 4.5-A Single Cell USB/Adapter Charger with Narrow VDC Power Path Management and USB OTG

bq24193
www.ti.com
SLUSBG7 – DECEMBER 2014
8.5.1.7 IR Compensation / Thermal Regulation Control Register REG06 (reset = 00000011, or 03)
Figure 29. REG06 IR Compensation / Thermal Regulation Control Register Format
7
6
5
4
BAT_COMP[2] BAT_COMP[1] BAT_COMP[0] VCLAMP[2]
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
3
VCLAMP[1]
R/W
2
VCLAMP[0]
R/W
1
TREG[1]
R/W
0
TREG[0]
R/W
Table 13. REG06 IR Compensation / Thermal Regulation Control Register Description
BIT FIELD
TYPE RESET
DESCRIPTION
IR Compensation Resistor Setting
Bit 7 BAT_COMP[2]
R/W 0
40 mΩ
Bit 6 BAT_COMP[1]
R/W 0
20 mΩ
Bit 5 BAT_COMP[0]
R/W 0
10 mΩ
IR Compensation Voltage Clamp (above regulation voltage)
Bit 4 VCLAMP[2]
R/W 0
64 mV
Bit 3 VCLAMP[1]
R/W 0
32 mV
Bit 2 VCLAMP[0]
R/W 0
16 mV
Thermal Regulation Threshold
Bit 1 TREG[1]
Bit 0 TREG[0]
R/W 1
R/W 1
00 – 60°C, 01 – 80°C, 10 –
100°C, 11 – 120°C
NOTE
Range: 0 to 70 mΩ
Default: 0 Ω (000)
Range: 0 to 112 mV
Default: 0 mV (000)
Default: 120°C (11)
8.5.1.8 Misc Operation Control Register REG07 (reset = 01001011, or 4B)
Figure 30. REG07 Misc Operation Control Register Format
7
6
5
4
DPDM_EN TMR2X_EN
BATFET_Disable JEITA_VSET
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
3
Reserved
R/W
2
Reserved
R/W
1
INT_MASK[1]
R/W
0
INT_MASK[0]
R/W
Table 14. REG07 Misc Operation Control Register Description
BIT FIELD
TYPE RESET
DESCRIPTION
NOTE
Set default input current limit from PSEL/OTG pins
Bit 7 DPDM_EN
R/W 0
0 – Not in D+/D– detection;
1 – Force D+/D– detection
Default: Not in D+/D– detection (0),
Back to 0 after detection complete
Safety Timer Setting during Input DPM and Thermal Regulation
Bit 6 TMR2X_EN
R/W 1
0 – Safety timer not slowed by 2X during
input DPM or thermal regulation,
1 – Safety timer slowed by 2X during
input DPM or thermal regulation
Default: Safety timer slowed by 2X (1)
Force BATFET Off
Bit 5 BATFET_Disable R/W 0
0 – Allow Q4 turn on, 1 – Turn off Q4 Default: Allow Q4 turn on(0)
Bit 4 JEITA_VSET (45°C- R/W 0
60°C)
0 – VREG, 1 – VREG_200mV
Default: VREG(0)
Bit 3 Reserved
R/W 1
1 – Reserved. Must write "1"
Bit 2 Reserved
R/W 0
0 – Reserved. Must write "0"
Bit 1 INT_MASK[1]
R/W 1
0 – No INT during CHRG_FAULT, 1 –
INT on CHRG_FAULT
Default: INT on CHRG_FAULT (1)
Bit 0 INT_MASK[0]
R/W 1
0 – No INT during BAT_FAULT, 1 – INT Default: INT on BAT_FAULT (1)
on BAT_FAULT
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: bq24193
Submit Documentation Feedback
31