MSP430AFE2X3 Datasheet, PDF (3/47 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

www.ti.com
MSP430AFE2x3
MSP430AFE2x2
MSP430AFE2x1
SLAS701A – NOVEMBER 2010 – REVISED MARCH 2011
Functional Block Diagram
XT2IN XT2OUT ^{DVCC DVSS AVCC AVSS}
P1.x
8
P2.x
3
ACLK
Basic
Clock
System+
SMCLK
MCLK
16KB
8KB
4KB
Flash
512B
512B
256B
RAM
Hardware
Multiplier
(16x16)
MPY,
MPYS,
MAC,
MACS
Port P1
8 I/O
Interrupt
capability
Pull-up/
down
resistors
Port P2
3 I/O
Interrupt
capability
Pull-up/
down
resistors
12MHz
CPU
MAB
incl. 16
MDB
Registers
Emulation
2BP
JTAG
Interface
Spy-Bi
Wire
BOR
SVS/SVM
Watchdog
WDT+
15/16-bit
SD24_A
(w/o BUF)
3 Converter
2 Converter
1 Converter
Timer_A3
3 CC
Registers
USART0
UART
or SPI
Function
RST/NMI
Pin Designation, MSP430AFE2x3IPW
A0.0+ 1
A0.0- 2
A1.0+ 3
A1.0- 4
AVCC 5
AVSS 6
VREF 7
A2.0+ 8
A2.0- 9
TEST/SBWTCK 10
RST/NMI/SBWTDIO 11
P1.0/SVSIN/TACLK/SMCLK/TA2 12
MSP430AFE2x3
24 P2.0/STE0/TA0/TDI/TCLK
23 P1.7/UCLK0/TA1/TDO/TDI
22 P1.6/SOMI0/TA2/TCK
21 P1.5/SIMO0/SVSOUT/TMS
20 P1.4/URXD0/SD2DO
19 P1.3/UTXD0/SD1DO
18 P1.2/TA0/SD0DO
17 P1.1/TA1/SDCLK
16 DVCC
15 P2.7/XT2OUT
14 P2.6/XT2IN
13 DVSS
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
3