ADS6124IRHB25 Datasheet, PDF (28/67 Pages) Texas Instruments – 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

ADS6125, ADS6124
ADS6123, ADS6122
SLAS560A – OCTOBER 2007 – REVISED MARCH 2008
www.ti.com
TYPICAL CHARACTERISTICS - ADS6124 (F_S= 105 MSPS)
All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_PP differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output
interface (unless otherwise noted)
0
−20
−40
−60
−80
−100
−120
−140
−160
0
FFT for 20 MHz INPUT SIGNAL
SFDR = 88.2 dBc
SINAD = 71.3 dBFS
SNR = 71.5 dBFS
THD = 87.1 dBc
10
20
30
40
f − Frequency − MHz
Figure 27.
50
G019
0
−20
−40
−60
−80
−100
−120
−140
−160
0
FFT for 230 MHz INPUT SIGNAL
SFDR = 74.9 dBc
SINAD = 65.8 dBFS
SNR = 67.1 dBFS
THD = 73.3 dBc
10
20
30
40
f − Frequency − MHz
Figure 29.
50
G021
96
92
88
84
80
76
72
68
64
60
0
SFDR vs INPUT FREQUENCY
Gain = 3.5 dB
Gain = 0 dB
50 100 150 200 250 300 350 400 450 500
f_IN − Input Frequency − MHz
G023
Figure 31.
0
−20
−40
−60
−80
−100
−120
−140
−160
0
FFT for 80 MHz INPUT SIGNAL
SFDR = 84.8 dBc
SINAD = 70.8 dBFS
SNR = 71.1 dBFS
THD = 82.9 dBc
10
20
30
40
f − Frequency − MHz
Figure 28.
50
G020
INTERMODULATION DISTORTION (IMD) vs FREQUENCY
0
−20
f_IN1 = 190.1 MHz, –7 dBFS
f_IN2 = 185.3 MHz, –7 dBFS
2-Tone IMD = –82.4 dBFS
−40
SFDR = –87.8 dBFS
−60
−80
−100
−120
−140
−160
0
10
20
30
40
f − Frequency − MHz
Figure 30.
50
G022
SNR vs INPUT FREQUENCY
76
74
72
Gain = 0 dB
70
68
Gain = 3.5 dB
66
64
62
0
50 100 150 200 250 300 350 400 450 500
f_IN − Input Frequency − MHz
G024
Figure 32.
28
Submit Documentation Feedback
Copyright © 2007–2008, Texas Instruments Incorporated
Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122