XIO2213BEVM Datasheet, PDF (2/201 Pages) Texas Instruments – PCI Express TO 1394b OHCI WITH 3-PORT PHY

XIO2213B
www.ti.com
SCPS210F – OCTOBER 2008 – REVISED MAY 2013
Contents
1 Introduction ...................................................................................................................... 12
1.1 XIO2213B Features ....................................................................................................... 12
2 Overview .......................................................................................................................... 13
2.1 Related Documents ....................................................................................................... 14
2.2 Documents Conventions ................................................................................................. 15
2.3 Ordering Information ...................................................................................................... 15
2.4 Terminal Assignments .................................................................................................... 16
2.5 Terminal Descriptions ..................................................................................................... 24
3 Feature/Protocol Descriptions ............................................................................................. 31
3.1 Power-Up/Power-Down Sequencing .................................................................................... 31
3.1.1 Power-Up Sequence ........................................................................................... 32
3.1.2 Power-Down Sequence ........................................................................................ 33
3.2 XIO2213B Reset Features ............................................................................................... 34
3.3 PCI Express (PCIe) Interface ............................................................................................ 35
3.3.1 External Reference Clock ..................................................................................... 35
3.3.2 Beacon and Wake .............................................................................................. 35
3.3.3 Initial Flow Control Credits .................................................................................... 35
3.3.4 PCIe Message Transactions .................................................................................. 36
3.4 PCI Interrupt Conversion to PCIe Messages .......................................................................... 37
3.5 Two-Wire Serial-Bus Interface ........................................................................................... 38
3.5.1 Serial-Bus Interface Implementation ......................................................................... 38
3.5.2 Serial-Bus Interface Protocol .................................................................................. 39
3.5.3 Serial-Bus EEPROM Application ............................................................................. 41
3.5.4 Accessing Serial-Bus Devices Through Softwaree ........................................................ 43
3.6 Advanced Error Reporting Registers ................................................................................... 43
3.7 Data Error Forwarding Capability ....................................................................................... 43
3.8 General-Purpose I/O (GPIO) Interface ................................................................................. 44
3.9 Set Slot Power Limit Functionality ...................................................................................... 44
3.10 PCIe and PCI Bus Power Management ................................................................................ 44
3.11 1394b OHCI Controller Functionality ................................................................................... 46
3.11.1 1394b OHCI Power Management ............................................................................ 46
3.11.2 1394b OHCI and V _AUX ........................................................................................ 46
3.11.3 1394b OHCI and Reset Options .............................................................................. 46
3.11.4 1394b OHCI PCI Bus Master ................................................................................. 46
3.11.5 1394b OHCI Subsystem Identification ....................................................................... 47
3.11.6 1394b OHCI PME Support .................................................................................... 47
4 Classic PCI Configuration Space ......................................................................................... 48
4.1 Vendor ID Register ........................................................................................................ 49
4.2 Device ID Register ........................................................................................................ 49
4.3 Command Register ........................................................................................................ 49
4.4 Status Register ............................................................................................................ 51
4.5 Class Code and Revision ID Register .................................................................................. 52
4.6 Cache Line Size Register ................................................................................................ 52
4.7 Primary Latency Timer Register ......................................................................................... 52
4.8 Header Type Register .................................................................................................... 53
4.9 BIST Register .............................................................................................................. 53
4.10 Device Control Base Address Register ................................................................................. 53
4.11 Scratchpad RAM Base Address ......................................................................................... 54
4.12 Primary Bus Number Register ........................................................................................... 54
4.13 Secondary Bus Number Register ....................................................................................... 54
4.14 Subordinate Bus Number Register ...................................................................................... 55
2
Contents
Copyright © 2008–2013, Texas Instruments Incorporated