AM3715 Datasheet, PDF (2/280 Pages) Texas Instruments – AM3715/03 Applications Processor

AM3715, AM3703
SPRS616F – JUNE 2010 – REVISED AUGUST 2011
[CIR] Modes)
• Three Master/Slave High-Speed
Inter-Integrated Circuit (I2C) Controllers
– Camera Image Signal Processing (ISP)
• CCD and CMOS Imager Interface
• Memory Data Input
• BT.601/BT.656 Digital YCbCr 4:2:2
(8-/10-Bit) Interface
• Glueless Interface to Common Video
Decoders
• Resize Engine
– Resize Images From 1/4x to 4x
– Separate Horizontal/Vertical Control
– System Direct Memory Access (SDMA)
Controller (32 Logical Channels With
Configurable Priority)
– Comprehensive Power, Reset, and Clock
Management
• SmartReflex^TM Technology
• Dynamic Voltage and Frequency Scaling
(DVFS)
– Sitara™ ARM^® Cortex™-A8 Core
• ARMv7 Architecture
– TrustZone^®
– Thumb^®-2
– MMU Enhancements
• In-Order, Dual-Issue, Superscalar
Microprocessor Core
• NEON Multimedia Architecture
• Over 2x Performance of ARMv6 SIMD
• Supports Both Integer and Floating Point
SIMD
• Jazelle^® RCT Execution Environment
Architecture
• Dynamic Branch Prediction with Branch
Target Address Cache, Global History
Buffer, and 8-Entry Return Stack
• Embedded Trace Macrocell (ETM)
www.ti.com
Support for Non-Invasive Debug
– ARM Cortex-A8 Memory Architecture:
• 32K-Byte Instruction Cache (4-Way
Set-Associative)
• 32K-Byte Data Cache (4-Way
Set-Associative)
• 256K-Byte L2 Cache
– 32K-Byte ROM
– 64K-Byte Shared SRAM
– Endianess:
• ARM Instructions - Little Endian
• ARM Data – Configurable
• Removable Media Interfaces:
– Three Multimedia Card (MMC)/ Secure Digital
(SD) With Secure Data I/O (SDIO)
• Test Interfaces
– IEEE-1149.1 (JTAG) Boundary-Scan
Compatible
– Embedded Trace Macro Interface (ETM)
– Serial Data Transport Interface (SDTI)
• 12 32-bit General Purpose Timers
• 2 32-bit Watchdog Timers
• 1 32-bit Secure Watchdog Timer
• 1 32-bit 32-kHz Sync Timer
• Up to 188 General-Purpose I/O (GPIO) Pins
(Multiplexed With Other Device Functions)
• 45-nm CMOS Technology
• Package-On-Package (POP) Implementation for
Memory Stacking (Not Available in CUS
Package)
• Packages:
– 515-pin s-PBGA package (CBP Suffix), .5mm
Ball Pitch (Top), .4mm Ball Pitch (Bottom)
– 515-pin s-PBGA package (CBC
Suffix), .65mm Ball Pitch (Top), .5mm Ball
Pitch (Bottom)
– 423-pin s-PBGA package (CUS
Suffix), .65mm Ball Pitch
2
AM3715, AM3703 Sitara ARM Microprocessors
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703