LT1054_15 Datasheet, PDF (18/33 Pages) Linear Technology – Switched-Capacitor Voltage Converter with Regulator

LT1054
SLVS033G – FEBRUARY 1990 – REVISED JULY 2015
System Examples (continued)
V_IN
3.5 V to 15 V
+
2.2 μF
www.ti.com
+
10 μF
1
FB/SD
8
V_CC
2
CAP+
7
OSC
+ 10 μF
3
LT1054 #1 ₆
GND
V_REF
4
CAP−
V_OUT ⁵
V_OUT
SET
R1
40 kΩ
1
2
+ 10 μF
3
4
+
10 μF
FB/SD
V_CC
CAP+ OSC
LT1054 #2
GND
V_REF
CAP− V_OUT
8
HP5082-2810
7
CAP+ of
LT1054 #1
6
20 kΩ
5
1N4002
1N4002
1N4002
10 μF
+
0.002 μF ⁺
1N4002
R2
1N4002
500 kΩ
V_OUT
I_OUT ≅100 mA MAX
100 μF
+
V_IN = 3.5 V to 15 V
V_OUT MAX ≈ −2 V_IN + [LT1054 Voltage Loss +2 (V_Diode)]
æ
ö
R2
=
ç
R1ç
çèç
V_{O U T}
V_{REF - 4 0}
2
mV
÷
+ 1÷
÷ø÷
=
æ
R1_ççè
V_{O U}
1.21
T
V
ö
+ 1_÷÷ø
Pin numbers shown are for the P package.
Figure 21. 100-mA Regulating Negative Doubler
+ ^{10 μF}
1N4001
+
1N4001
V_I
3.5 V to 15 V
+V_O
−
+
100 μF
+
10 μF
1
FB/SD
2
CAP+
8
V_CC
7
OSC
+
10 μF
+
10 μF
3
LT1054
6
GND
V_REF
4 _CAP−
5
V_OUT
100 μF
+
1N4001
1N4001
−
V_I = 3.5 V to 15 V
+V_O ≈ 2 V_IN − (V_L + 2 V_Diode) −V_O ≈ −2 V_I + (V_L + 2 V_Diode)
V_L = LT1054 Voltage Loss
1N4001
100 μF
+
−V_O
+
Pin numbers shown are for the P package.
Figure 22. Dual-Output Voltage Doubler
18
Submit Documentation Feedback
Product Folder Links: LT1054
Copyright © 1990–2015, Texas Instruments Incorporated