TMS320F28335_1 Datasheet, PDF (151/166 Pages) Texas Instruments – Digital Signal Controllers (DSCs)

TMS320F28335, TMS320F28334, TMS320F28332
www.ti.com
Digital Signal Controllers (DSCs)
SPRS439B – JUNE 2007 – REVISED OCTOBER 2007
6.10.9.1 ADC Power-Up Control Bit Timing
PWDNBG
ADC Power Up Delay
ADC Ready for Conversions
PWDNREF
PWDNADC
Request for
ADC
Conversion
t_d(BGR)
t_d(PWD)
Figure 6-31. ADC Power-Up Control Bit Timing
Table 6-52. ADC Power-Up Delays
PARAMETER ⁽¹⁾
MIN TYP MAX
UNIT
t_d(BGR)
Delay time for band gap reference to be stable. Bits 7 and 6 of the ADCTRL3
register (ADCBGRFDN1/0) must be set to 1 before the PWDNADC bit is enabled.
5
ms
t_d(PWD)
Delay time for power-down control to be stable. Bit delay time for band-gap
20
50
μs
reference to be stable. Bits 7 and 6 of the ADCTRL3 register (ADCBGRFDN1/0)
must be set to 1 before the PWDNADC bit is enabled. Bit 5 of the ADCTRL3
1
ms
register (PWDNADC)must be set to 1 before any ADC conversions are initiated.
(1) Timings maintain compatibility to the 281x ADC module. The F2833x ADC also supports driving all 3 bits at the same time and waiting
t_d(BGR) ms before first conversion.
Table 6-53. Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)⁽¹⁾⁽²⁾
ADC OPERATING MODE
CONDITIONS
Mode A (Operational Mode): _{• BG and REF enabled}
• PWD disabled
Mode B:
• ADC clock enabled
• BG and REF enabled
• PWD enabled
Mode C:
• ADC clock enabled
• BG and REF disabled
• PWD enabled
Mode D:
• ADC clock disabled
• BG and REF disabled
• PWD enabled
V_DDA18
30
9
5
5
V_DDA3.3
2
0.5
UNIT
mA
mA
20
μA
15
μA
(1) Test Conditions:
SYSCLKOUT = 150 MHz
ADC module clock = 25 MHz
ADC performing a continuous conversion of all 16 channels in Mode A
(2) V_DDA18 includes current into V_DD1A18 and V_DD2A18. V_DDA3.3 includes current into V_DDA2 and V_DDAIO.
Submit Documentation Feedback
Electrical Specifications 151