English
Language : 

TMS320F28335_1 Datasheet, PDF (123/166 Pages) Texas Instruments – Digital Signal Controllers (DSCs)
TMS320F28335, TMS320F28334, TMS320F28332
www.ti.com
Digital Signal Controllers (DSCs)
SPRS439B – JUNE 2007 – REVISED OCTOBER 2007
6.9.4 Low-Power Mode Wakeup Timing
Table 6-15 shows the timing requirements, Table 6-16 shows the switching characteristics, and
Figure 6-12 shows the timing diagram for IDLE mode.
Table 6-15. IDLE Mode Timing Requirements(1)
tw(WAKE-INT)
Pulse duration, external wake-up
signal
Without input qualifier
With input qualifier
(1) For an explanation of the input qualifier parameters, see Table 6-14.
MIN
2tc(SCO)
5tc(SCO) + tw(IQSW)
NOM
MAX
UNIT
cycles
Table 6-16. IDLE Mode Switching Characteristics(1)
PARAMETER
TEST CONDITIONS
MIN TYP
MAX UNIT
Delay time, external wake signal to
program execution resume (2)
td(WAKE-IDLE)
• Wake-up from Flash
– Flash module in active state
• Wake-up from Flash
– Flash module in sleep state
• Wake-up from SARAM
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
20tc(SCO)
20tc(SCO) + tw(IQSW)
1050tc(SCO)
1050tc(SCO) + tw(IQSW)
20tc(SCO)
20tc(SCO) + tw(IQSW)
cycles
cycles
cycles
(1) For an explanation of the input qualifier parameters, see Table 6-14.
(2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up) signal involves additional latency.
Address/Data
(internal)
td(WAKE−IDLE)
XCLKOUT
WAKE INT(A)
tw(WAKE−INT)
A. WAKE INT can be any enabled interrupt, WDINT, XNMI, or XRS.
Figure 6-12. IDLE Entry and Exit Timing
Table 6-17. STANDBY Mode Timing Requirements
TEST CONDITIONS
tw(WAKE-INT)
Pulse duration, external Without input qualification
wake-up signal
With input qualification(1)
(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.
MIN
3tc(OSCCLK)
(2 + QUALSTDBY) * tc(OSCCLK)
NOM MAX UNIT
cycles
Submit Documentation Feedback
Electrical Specifications 123