English
Language : 

STB13NK60Z_05 Datasheet, PDF (12/25 Pages) STMicroelectronics – N-CHANNEL 600V-0.48Ω-13A-TO-220/FP-D²/I²PAK-TO-247 Zener-Protected SuperMESH™ MOSFET
UCC1895
UCC2895
UCC3895
SLUS157L − DECEMBER 1999 − REVISED APRIL 2008
APPLICATION INFORMATION
Programming DELAB, DELCD and the Adaptive Delay Set
The UCC2895N allows the user to set the delay between switch commands within each leg of the full-bridge
power circuit according to equations:
(25
tDELAY +
10*12)
VDEL
RDEL ) 25 ns
(5)
From this equation VDEL is determined in conjunction with the desire to use (or not) the adaptive delay set
feature from the following formula:
ƪ ƫ VDEL + 0.75 ǒVCS * VADSǓ ) 0.5 V
(6)
The following diagram illustrates the resistors needed to program the delay periods and the adaptive delay set
function.
UCC3895
9 DELAB
RDELAB
10 DELCD
CS 12
ADS 11
RDELCD
Figure 4. Programming Adaptive Delay Set
The adaptive delay set feature (ADS) allows the user to vary the delay times between switch commands
within each of the converter’s two legs. The delay-time modulation is implemented by connecting ADS
(pin 11) to CS, GND, or a resistive divider from CS through ADS to GND to set VADS as shown in Figure 4.
From equation (6) for VDEL, if ADS is tied to GND then VDEL rises in direct proportion to VCS, causing a
decrease in tDELAY as the load increases. In this condition, the maximum value of VDEL is 2 V.
If ADS is connected to a resistive divider between CS and GND, the term (VCS−VADS) becomes smaller,
reducing the level of VDEL. This decreases the amount of delay modulation. In the limit of ADS tied to CS,
VDEL = 0.5 V and no delay modulation occurs. Figure 5 graphically shows the delay time vs. load for
varying adaptive delay set feature voltages (VADS).
In the case of maximum delay modulation (ADS=GND), when the circuit goes from light load to heavy
load, the variation of VDEL is from 0.5 V to 2 V. This causes the delay times to vary by a 4:1 ratio as the
load is changed.
The ability to program an adaptive delay is a desirable feature because the optimum delay time is a
function of the current flowing in the primary winding of the transformer, and can change by a factor of
10:1 or more as circuit loading changes. Reference[5] describes the many interrelated factors for choosing
the optimum delay times for the most efficient power conversion, and illustrates an external circuit to
enable adaptive delay set using the UC3879. Implementing this adaptive feature is simplified in the
UCC3895 controller, giving the user the ability to tailor the delay times to suit a particular application with a
minimum of external parts.
12
www.ti.com