English
Language : 

XIO2213B Datasheet, PDF (112/199 Pages) Texas Instruments – PCI Express™ TO 1394b OHCI WITH 3-PORT PHY
XIO2213B
PCI Express™ TO 1394b OHCI WITH 3-PORT PHY
SCPS210D – OCTOBER 2008 – REVISED JULY 2009
www.ti.com
6.5 Serial-Bus Data Register
The serial-bus data register is used to read and write data on the serial-bus interface. When writing data
to the serial bus, this register must be written before writing to the serial-bus address register to initiate the
cycle. When reading data from the serial bus, this register will contain the data read after the REQBUSY
(bit 5 serial-bus control register) bit is cleared. This register is an alias for the serial-bus data register in
the PCI header. This register shall only be reset by FRST.
Device control memory window register offset: 44h
Register type:
Read/Write
Default value:
00h
BIT NUMBER
RESET STATE
76543210
00000001
6.6 Serial-Bus Word Address Register
The value written to the serial-bus index register represents the byte address of the byte being read or
written from the serial-bus device. The serial-bus index register must be written before the before initiating
a serial bus cycle by writing to the serial-bus slave address register. This register is an alias for the
serial-bus index register in the PCI header. This register shall only be reset by FRST.
Device control memory window register offset: 45h
Register type:
Read/Write
Default value:
00h
BIT NUMBER
RESET STATE
76543210
00000000
6.7 Serial-Bus Slave Address Register
The serial-bus slave address register is used to indicate the address of the device being targeted by the
serial-bus cycle. This register also indicates if the cycle will be a read or a write cycle. Writing to this
register initiates the cycle on the serial interface. This register is an alias for the serial-bus slave address
register in the PCI header.
Device control memory window register offset: 46h
Register type:
Read/Write
Default value:
00h
BIT NUMBER
RESET STATE
76543210
00000000
Table 6-4. Serial-Bus Slave Address Register Descriptions
BIT
7:1 (1)
FIELD NAME
SLAVE_ADDR
0(1) RW_CMD
ACCESS
RW
RW
DESCRIPTION
Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write
transaction. The default value for this field is 000 0000b.
Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
0 = A single-byte write is requested (default) .
1 = A single-byte read is requested.
(1) These bits shall only be reset by a fundamental reset (FRST). FRST is asserted (low) whenever PERST or GRST is asserted.
112 Memory-Mapped TI Proprietary Register Space
Submit Documentation Feedback